HD74AC393T datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> HD74AC393T

HD74AC393T: DescriptionBinary Counter, Asynchronous, Negative Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO14, TTP-14D; Categorylogic logic; File Size53KB，10 Pages; ManufacturerHitachi （Renesas ）; Websitehttp://www.renesas.com/eng/

Download Datasheet Parametric Compare View All

HD74AC393T Overview

Binary Counter, Asynchronous, Negative Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO14, TTP-14D

HD74AC393T Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Hitachi （Renesas ）
Parts packaging code	SOIC
package instruction	TSSOP, TSSOP14,.25
Contacts	14
Reach Compliance Code	unknown
Counting direction	UP
JESD-30 code	R-PDSO-G14
JESD-609 code	e0
length	5 mm
Load capacitance (CL)	50 pF
Load/preset input	NO
Logic integrated circuit type	BINARY COUNTER
Maximum Frequency@Nom-Sup	100000000 Hz
MaximumI(ol)	0.012 A
Operating mode	ASYNCHRONOUS
Number of digits	4
Number of functions	2
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP14,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
power supply	3.3/5 V
propagation delay (tpd)	22 ns
Certification status	Not Qualified
Maximum seat height	1.1 mm
Minimum supply voltage (Vsup)	3.3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Trigger type	NEGATIVE EDGE
width	4.4 mm
minfmax	125 MHz

HD74AC393T Related Products

	HD74AC393T	HD74AC393FP	HD74AC393RP-EL	HD74AC393FP-EL	HD74AC393RP	HD74AC393T-EL
Description	Binary Counter, Asynchronous, Negative Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO14, TTP-14D	Binary Counter, Asynchronous, Negative Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO14, FP-14DA	Binary Counter, Asynchronous, Negative Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO14, FP-14DN	Binary Counter, Asynchronous, Negative Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO14, FP-14DA	Binary Counter, Asynchronous, Negative Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO14, FP-14DN	Binary Counter, Asynchronous, Negative Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO14, TTP-14D
Maker	Hitachi （Renesas ）	Hitachi （Renesas ）	Hitachi （Renesas ）	Hitachi （Renesas ）	Hitachi （Renesas ）	Hitachi （Renesas ）
Parts packaging code	SOIC	SOIC	SOIC	SOIC	SOIC	SOIC
package instruction	TSSOP, TSSOP14,.25	SOP, SOP14,.3	SOP,	SOP,	SOP, SOP14,.25	TSSOP,
Contacts	14	14	14	14	14	14
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown
Counting direction	UP	UP	UP	UP	UP	UP
JESD-30 code	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14
length	5 mm	10.06 mm	8.65 mm	10.06 mm	8.65 mm	5 mm
Load/preset input	NO	NO	YES	YES	NO	YES
Logic integrated circuit type	BINARY COUNTER	BINARY COUNTER	BINARY COUNTER	BINARY COUNTER	BINARY COUNTER	BINARY COUNTER
Operating mode	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS
Number of digits	4	4	4	4	4	4
Number of functions	2	2	2	2	2	2
Number of terminals	14	14	14	14	14	14
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	SOP	SOP	SOP	SOP	TSSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
propagation delay (tpd)	22 ns	22 ns	22 ns	22 ns	22 ns	22 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.1 mm	2.2 mm	1.75 mm	2.2 mm	1.75 mm	1.1 mm
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	0.65 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Trigger type	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE
width	4.4 mm	5.5 mm	3.9 mm	5.5 mm	3.9 mm	4.4 mm
minfmax	125 MHz	125 MHz	125 MHz	125 MHz	125 MHz	125 MHz
Base Number Matches	-	1	1	1	1	-

Recommended Resources

DC step-down circuit with 48V input and 12V output

STKS0100 two internal circuit

LMD18200 is used in torque regulation

Low Power Supply Regulator ADM66306

M50111P/AP/By/CF (VCR, TV and audio equipment) 30-function infrared remote control receiving circuit

Constant voltage/constant current power supply composed of CW117

Definition of priority order of MSP430 microcontroller interrupts: The interrupts of 430 are defined in the priority order shown in Figure 1 below. There are three types of interrupts: 1. System reset, 2. Non-maskable interrupt (NMI), and 3. Maskable interrupt.Figure...; 火辣西米秀 Microcontroller MCU

Discuss power supply and design issues: When designing a power module, should capacitors and inductors be placed nearby or must they be placed at the pins of each application? What are the differences and pros and cons of these two placemen...; 史龙飞 PCB Design

Introduction to the working principles of accelerometers and gyroscopes, and AlgoBuilder Tool: ...; littleshrimp MEMS sensors

Talking about Flyback Converter: 1. Let's first learn about the flyback converter. 1. Basic flyback circuit: 400942[/attach]2. Working principle: 51)][font=-apple-system-font, BlinkMacSystemFont, "][size=17px]The polarity of the prim...; 木犯001号 Power technology

CST Simulation Tutorial Document Collection: ...; btty038 RF/Wirelessly

AD/DA acquisition based on FPGA (attached source code): [table=98%] [tr][td][size=16px]Source code[/size][size=16px] 1 Project background[/size][size=16px]1.1 AD conversion[/size][align=left][size=16px][color=#333333][font=微软雅黑][size=18px] AD conversion is...; njiggih FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components