UV PLD, 15ns, CDIP24, WINDOWED, CERDIP-24
Parameter Name | Attribute value |
Maker | Altera (Intel) |
Parts packaging code | DIP |
package instruction | WINDOWED, CERDIP-24 |
Contacts | 24 |
Reach Compliance Code | unknown |
maximum clock frequency | 83.3 MHz |
JESD-30 code | R-GDIP-T24 |
Dedicated input times | 4 |
Number of I/O lines | 16 |
Number of terminals | 24 |
Maximum operating temperature | 85 °C |
Minimum operating temperature | -40 °C |
organize | 4 DEDICATED INPUTS, 16 I/O |
Output function | MACROCELL |
Package body material | CERAMIC, GLASS-SEALED |
encapsulated code | DIP |
Package shape | RECTANGULAR |
Package form | IN-LINE |
Programmable logic type | UV PLD |
propagation delay | 15 ns |
Certification status | Not Qualified |
Maximum supply voltage | 5.5 V |
Minimum supply voltage | 4.5 V |
Nominal supply voltage | 5 V |
surface mount | NO |
Temperature level | INDUSTRIAL |
Terminal form | THROUGH-HOLE |
Terminal location | DUAL |