AMDL-40J datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> AMDL-40J

AMDL-40J: DescriptionActive Delay Line, 1-Func, 1-Tap, True Output, TTL, PDSO8, LOW PROFILE, PLASTIC, SMD-8; Categorylogic logic; File Size32KB，1 Pages; ManufacturerRhombus Industries, Inc.; Websitehttp://www.rhombus-ind.com/

Download Datasheet Parametric View All

AMDL-40J Overview

Active Delay Line, 1-Func, 1-Tap, True Output, TTL, PDSO8, LOW PROFILE, PLASTIC, SMD-8

AMDL-40J Parametric

Parameter Name	Attribute value
Maker	Rhombus Industries, Inc.
Parts packaging code	SOIC
package instruction	SOJ,
Contacts	8
Reach Compliance Code	unknown
Other features	MAX RISE TIME CAPTURED
series	TTL
JESD-30 code	R-PDSO-J8
Load capacitance (CL)	10 pF
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	1
Number of taps/steps	1
Number of terminals	8
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SOJ
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Maximum supply current (ICC)	65 mA
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	6.73 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal form	J BEND
Terminal pitch	2.54 mm
Terminal location	DUAL
Total delay nominal (td)	40 ns

Preview

Download Datasheet

View All

AMDL

Series

FAST / TTL

Buffered Single Output Delay Modules

Low Profile 8-Pin Package

Two Surface Mount Versions

FAST/TTL Logic Buffered

Output Delay + 2ns or 5%

Operating Temperature

Range 0

C to +70

14-Pin Versions: AIDL Series

SIP Versions: FSIDM Series

Low Voltage CMOS Versions

refer to LVMDM Series

Single

8-Pin "AMDL"

Schematic

Vcc

OUT

Electrical Specifications at 25

Part

Number

AMDL-5

AMDL-6

AMDL-7

AMDL-8

AMDL-9

AMDL-10

AMDL-11

AMDL-12

AMDL-14

AMDL-15

AMDL-16

AMDL-20

AMDL-25

AMDL-30

AMDL-35

Delay

Tolerance (ns)

5 ± 1.0

6 ± 1.0

7 ± 1.0

8 ± 1.0

9 ± 1.0

10 ± 1.5

11 ± 1.5

12 ± 1.5

14 ± 1.5

15 ± 1.5

16 ± 1.5

20 ± 2.0

25 ± 2.0

30 ± 2.0

35 ± 2.0

40 ± 2.0

Part

Number

AMDL-50

AMDL-55

AMDL-70

AMDL-75

AMDL-80

AMDL-90

AMDL-100

AMDL-125

AMDL-150

AMDL-200

AMDL-250

AMDL-300

AMDL-350

AMDL-400

AMDL-450

AMDL-500

Delay

Tolerance (ns)

50 ± 2.5

60 ± 3.0

70 ± 3.5

75 ± 3.75

80 ± 4.0

90 ± 4.5

100 ± 5.0

125 ± 6.25

150 ± 7.5

200 ± 10.0

250 ± 12.5

300 ± 15.0

350 ± 17.5

400 ± 20.0

450 ± 22.5

500 ± 25.0

GND

AMDL-40

TEST CONDITIONS

-- FAST / TTL

Supply Voltage ................................................ 5.00VDC

Input Pulse Voltage ................................................... 3.20V

Input Pulse Rise Time ....................................... 3.0 ns max.

Input Pulse Width / Period ........................... 1000 / 2000 ns

1. Measurements made at 25

2. Delay Times measured at 1.50V level of leading edge.

3. Rise Times measured from 0.75V to 2.40V.

4. 10pf probe and fixture load on output under test.

Dimensions in Inches (mm)

.505

(12.83)

MAX.

.285

(7.24)

MAX.

.020

(0.51) .250

TYP. (6.35)

MAX.

.120

(3.05)

MIN.

.020 .050

(0.51) (1.27)

TYP. TYP.

.100

(2.54)

TYP.

DIP

.010

(0.25)

TYP.

OPERATING SPECIFICATIONS

Supply Voltage ................................... 5.00 ± 0.25 VDC

Supply Current .................................... 48 mA Maximum

Logic “1” Input: V

....................... 2.00 V min., 5.50 V max.

............................... 20

µA

max. @ 2.70V

Logic “0” Input: V

.......................................... 0.80 V max.

............................................ -0.6 mA mA

Logic “1” Voltage Out .................................. 2.40 V min.

Logic “0” Voltage Out ............................... 0.50 V max.

Input Pulse Width ............................. 40% of Delay min.

Operating Temperature Range ............................ 0

to 70

Storage Temperature Range ...................... -65

to +150

.300

(7.62)

.365

(9.27)

MAX.

.505

(12.83)

MAX.

.285

(7.24)

MAX.

.250

(6.35)

MAX.

.015

(0.38)

TYP.

G-SMD

.030

(0.76)

TYP.

.430 (10.92)

.400 (10.16)

.285

(7.24)

MAX.

.008 R

(0.20)

.010

(0.25)

TYP.

P/N Description

AMDL

XXX X

.020 .050

(0.51) (1.27)

TYP. TYP.

.100

(2.54)

TYP.

Buffered Single Delay

Molded Package Series:

8-pin DIP:

AMDL

Total Delay in nanoseconds (ns)

Lead Style: Blank = Thru-hole

G = “Gull Wing” SMD

J = “J” Bend SMD

Examples: AMDL-25G =

AMDL-100 =

25ns

74F/TTL, 8-Pin G-SMD

100ns

74F/TTL, 8-Pin DIP

.505

(12.83)

MAX.

J-SMD

.265

(6.73)

MAX.

.030

(0.76)

TYP.

J-SMD

.285 (7.24)

.260 (6.60)

.330 (8.38)

MAX.

.020 R

(0.51)

.020 .050

(0.51) (1.27)

TYP. TYP.

.100

(2.54)

TYP.

Specifications subject to change without notice.

For other values & Custom Designs, contact factory.

AMDL 9901

Rhombus

Industries Inc.

15801 Chemical Lane, Huntington Beach, CA 92649-1595

Phone: (714) 898-0960

•

FAX: (714) 896-0971

www.rhombus-ind.com

•

email: sales@

rhombus-ind.com

Recommended Resources

Sawtooth wave phase shift trigger circuit

CMOS type 555 circuit internal circuit

Equivalent circuit diagram of PSD

Circuit diagram of electronic ignition with double protection

Quantitative pulse generator circuit

820e computer motherboard circuit diagram_47

Understanding Nginx Architecture in One Article: 1. Nginx infrastructure After Nginx is started, it runs in the background as a daemon. The background process includes a master process and multiple worker processes. As shown in the following figure:...; 可乐zzZ Linux and Android

Highly recommended! ADI's latest Chinese information is here: [align=left][b][color=rgb(61, 61, 61)][font="][size=10.5pt][font=微软雅黑Light]Share the latest dry goods information[/font]~[/size][/font][/color][/b][/align][align=left][b]Those who need it can click he...; 电路艺术 ADI Reference Circuit

Altera SoC Architecture Excerpt - What is a SoC FPGA: Altera SoC Architecture Excerpt - What is a SoC FPGA...; 雷北城 Altera SoC

How to use common mode chokes in signal lines to eliminate common mode noise: 1. Skew improvement function of common mode choke coils for signal lines 　　The purpose of using a common mode choke in a signal line is to eliminate common mode noise. Since the common mode choke is a...; 火辣西米秀 Wireless Connectivity

EEWORLD University ---- Python 3 video tutorial: Python3 video tutorial : https://training.eeworld.com.cn/course/4913The content of the tutorial includes:* A quick introduction to Python 3 for experienced developers.* Creating functions and objects*...; JFET Embedded System

[Rivet RVB2601 Creative Application Development Competition] Participation Award Prizes: [Pingtou Ge RVB2601 Creative Application Development Competition] The forum has been open for a long time. It’s a pity that I didn’t win the grand prize, but I learned a lot of knowledge and I am very...; 吾妻思萌 XuanTie RISC-V Activity Zone

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components