LM1301-9RD6AFU datasheet, PDF - EEWORLD Datasheet

LM1301-9RD6AFU: DescriptionAC-DC Regulated Power Supply Module, 1 Output, 168.50 X 111.20 MM, 38.70 MM HEIGHT, METAL, CASE M02, MODULE; CategoryPower/power management The power supply circuit; File Size1MB，21 Pages; ManufacturerBel; Websitehttp://www.belfuse.com

Download Datasheet Parametric View All

LM1301-9RD6AFU Overview

AC-DC Regulated Power Supply Module, 1 Output, 168.50 X 111.20 MM, 38.70 MM HEIGHT, METAL, CASE M02, MODULE

Parameter Name	Attribute value
Brand Name	Power-One
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Bel
Parts packaging code	MODULE
package instruction	,
Manufacturer packaging code	CASE M02
Reach Compliance Code	compliant
ECCN code	EAR99
Analog Integrated Circuits - Other Types	AC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage	264 V
Minimum input voltage	85 V
Nominal input voltage	220 V
JESD-30 code	R-MXMA-X
JESD-609 code	e0
Maximum load regulation	0.417%
Number of functions	1
Output times	1
Maximum operating temperature	71 °C
Minimum operating temperature	-40 °C
Maximum output voltage	13.2 V
Minimum output voltage	2 V
Nominal output voltage	12 V
Package body material	METAL
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
surface mount	NO
Temperature level	OTHER
Terminal surface	TIN LEAD
Terminal form	UNSPECIFIED
Terminal location	UNSPECIFIED
Maximum time at peak reflow temperature	NOT SPECIFIED
Fine-tuning/adjustable output	YES

C6000 DSP - About startup method: The so-called startup, called "Boot" in English, is indispensable to any system, whether it is CPU, DSP, ARM or FPGA, this process cannot be skipped. Its essence is the process of loading programs and...; fish001 DSP and ARM Processors

Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug: Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug...; 雷北城 Altera SoC

MSP430F149 minimum system circuit diagram: MSP430F149 minimum system circuit diagram...; Aguilera Microcontroller MCU

Initial debugging of NXP beacon camera (avoid detours): [i=s]This post was last edited by bqgup on 2018-11-19 09:00[/i] [align=left][font=宋体][size=4]Time flies so fast!!! [/size][/font][/align][align=left][font=宋体][size=4]Today I officially started debuggi...; bqgup Innovation Lab

[HPM-DIY] openmv for hpm6750 progress 1: [i=s]This post was last edited by RCSN on 2022-8-26 22:40[/i]When uploading hardware jpeg encoding to openmvide, at 720P (1280*720) resolution, the hardware encoding speed of HPM6750 is mostly consist...; RCSN Domestic Chip Exchange

Weekly review information: Hello, everyone~ The review information is here again~ Have you guys found any interesting boards recently? ? Let's take a look at the latest review information~Good board is waiting for you to apply:...; okhxyyo Special Edition for Assessment Centres

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components