EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

B40A40DL

Description
Silicon Controlled Rectifier, 40A I(T)RMS, 40000mA I(T), 400V V(DRM), 400V V(RRM), 2 Element
CategoryAnalog mixed-signal IC    Trigger device   
File Size209KB,6 Pages
ManufacturerInternational Rectifier ( Infineon )
Websitehttp://www.irf.com/
Download Datasheet Parametric View All

B40A40DL Overview

Silicon Controlled Rectifier, 40A I(T)RMS, 40000mA I(T), 400V V(DRM), 400V V(RRM), 2 Element

B40A40DL Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerInternational Rectifier ( Infineon )
package instructionFLANGE MOUNT, R-PUFM-X4
Reach Compliance Codecompliant
Shell connectionISOLATED
Nominal circuit commutation break time110 µs
ConfigurationANTI-PARALLEL, 2 ELEMENTS
Critical rise rate of minimum off-state voltage500 V/us
Maximum DC gate trigger current60 mA
Maximum DC gate trigger voltage2 V
Quick connection descriptionG-2AK
Description of screw terminals0
Maximum holding current100 mA
JESD-30 codeR-PUFM-X4
JESD-609 codee0
Maximum leakage current20 mA
On-state non-repetitive peak current410 A
Number of components2
Number of terminals4
Maximum on-state current40000 A
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum rms on-state current40 A
Maximum repetitive peak off-state leakage current20000 µA
Off-state repetitive peak voltage400 V
Repeated peak reverse voltage400 V
surface mountNO
Terminal surfaceTIN LEAD
Terminal formUNSPECIFIED
Terminal locationUPPER
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger device typeSCR
Zynq UltraScale+MPSOC Development Board Feature List
Zynq UltraScale+MPSOC development boardBased on Mir Electronics MYC-CZU3EG core board and development board The Xilinx Zynq UltraScale+ MPSoC series integrates a feature-rich 64-bit quad-core Arm Cort...
blingbling111 FPGA/CPLD
Practical RF training tutorials for engineers
RF Basics Lecture...
btty038 RF/Wirelessly
A 28-year-old programmer at ByteDance died suddenly. Why haven’t we heard of any sudden deaths of foreign programmers in all these years?
[i=s]This post was last edited by Zhao Yutian on 2022-2-23 15:41[/i]Just over two weeks after the sudden death of a 25-year-old employee of Bilibili, ByteDance was revealed to have also suffered a sud...
赵玉田 Talking about work
Antenna impedance matching and design of ultra-wideband antennas
1.1 Technical BackgroundImpedance matching is a common working state in radio technology, which reflects the power transmission relationship between the input circuit and the output circuit. When the ...
btty038 RF/Wirelessly
Basic timer PWM output of Huada HC32L136
The basic characteristics of PWM output of general timer 0/1/2 include 2 independent PWM outputs CHA, CHB, 1 complementary PWM output (CHA, CHB) + 1 independent PWM output (gate), 1 complementary PWM ...
火辣西米秀 Domestic Chip Exchange

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号