EEWORLDEEWORLDEEWORLD

Part Number

Search

ZPSD412A1-70JI

Description
Parallel I/O Port, 40 I/O, CMOS, PQCC68,
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size2MB,108 Pages
ManufacturerWaferscale Integration Inc.
Download Datasheet Parametric View All

ZPSD412A1-70JI Overview

Parallel I/O Port, 40 I/O, CMOS, PQCC68,

ZPSD412A1-70JI Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerWaferscale Integration Inc.
Reach Compliance Codeunknown
Maximum access time7e-8 ns
Other featuresGENERAL PURPOSE ZPLD
maximum clock frequency50 MHz
External data bus width8
JESD-30 codeS-PQCC-J68
JESD-609 codee0
Number of I/O lines40
Number of ports5
Number of terminals68
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC68,1.0SQ
Package shapeSQUARE
Package formCHIP CARRIER
power supply5 V
Certification statusNot Qualified
ROM size (bits)512 Bits
Maximum standby current0.00002 A
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
UV erasableN
uPs/uCs/peripheral integrated circuit typePARALLEL IO PORT, GENERAL PURPOSE

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号