74AUP2G14GW datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74AUP2G14GW

74AUP2G14GW: DescriptionAUP/ULP/V SERIES, DUAL 1-INPUT INVERT GATE, PDSO6; Categorylogic logic; File Size78KB，18 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74AUP2G14GW Overview

AUP/ULP/V SERIES, DUAL 1-INPUT INVERT GATE, PDSO6

74AUP2G14GW Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	SOT-363
package instruction	TSSOP, TSSOP6,.08
Contacts	6
Reach Compliance Code	compli
series	AUP/ULP/V
JESD-30 code	R-PDSO-G6
JESD-609 code	e3
length	2 mm
Load capacitance (CL)	30 pF
Logic integrated circuit type	INVERTER
MaximumI(ol)	0.0017 A
Humidity sensitivity level	1
Number of functions	2
Number of entries	1
Number of terminals	6
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP6,.08
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
power supply	1.2/3.3 V
Prop。Delay @ Nom-Su	20 ns
propagation delay (tpd)	20 ns
Certification status	Not Qualified
Schmitt trigger	YES
Maximum seat height	1.1 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	0.8 V
Nominal supply voltage (Vsup)	1.1 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	1.25 mm

Preview

Download Datasheet

View All

74AUP2G14

Low-power dual Schmitt trigger inverter

Rev. 02 — 3 July 2009

Product data sheet

1. General description

The 74AUP2G14 provides two inverting buffers with Schmitt trigger action which accept

standard input signals. They are capable of transforming slowly changing input signals

into sharply deﬁned, jitter-free output signals.

This device ensures a very low static and dynamic power consumption across the entire

range from 0.8 V to 3.6 V.

This device is fully speciﬁed for partial power-down applications using I

OFF

. The I

OFF

circuitry disables the output, preventing the damaging backﬂow current through the device

when it is powered down.

The inputs switch at different points for positive and negative-going signals. The difference

between the positive voltage V

T+

and the negative voltage V

T−

is deﬁned as the input

hysteresis voltage V

2. Features

Wide supply voltage range from 0.8 V to 3.6 V

High noise immunity

ESD protection:

HBM JESD22-A114E Class 3A exceeds 5000 V

MM JESD22-A115-A exceeds 200 V

CDM JESD22-C101C exceeds 1000 V

Low static power consumption; I

= 0.9

µA

(maximum)

Latch-up performance exceeds 100 mA per JESD 78 Class II

Inputs accept voltages up to 3.6 V

Low noise overshoot and undershoot < 10 % of V

OFF

circuitry provides partial Power-down mode operation

Multiple package options

Speciﬁed from

−40 °C

to +85

°C

and

−40 °C

to +125

°C

3. Applications

Wave and pulse shaper

Astable multivibrator

Monostable multivibrator

74AUP2G14GW Related Products

	74AUP2G14GW	74AUP2G14	74AUP2G14GM	74AUP2G14GF
Description	AUP/ULP/V SERIES, DUAL 1-INPUT INVERT GATE, PDSO6	AUP/ULP/V SERIES, DUAL 1-INPUT INVERT GATE, PDSO6	AUP/ULP/V SERIES, DUAL 1-INPUT INVERT GATE, PDSO6	AUP/ULP/V SERIES, DUAL 1-INPUT INVERT GATE, PDSO6
Maker	NXP	NXP	NXP	NXP
Reach Compliance Code	compli	unknow	compli	compli
Is it lead-free?	Lead free	-	Lead free	Lead free
Is it Rohs certified?	conform to	-	conform to	conform to
Parts packaging code	SOT-363	-	SON	SON
package instruction	TSSOP, TSSOP6,.08	-	1 X 1.45 MM, 0.50 MM HEIGHT, PLASTIC, MO-252, SOT-886, SON-6	1 X 1 MM, 0.50 MM HEIGHT, PLASTIC, SOT-891, SON-6
Contacts	6	-	6	6
series	AUP/ULP/V	-	AUP/ULP/V	AUP/ULP/V
JESD-30 code	R-PDSO-G6	-	R-PDSO-N6	S-PDSO-N6
JESD-609 code	e3	-	e3	e3
length	2 mm	-	1.45 mm	1 mm
Load capacitance (CL)	30 pF	-	30 pF	30 pF
Logic integrated circuit type	INVERTER	-	INVERTER	INVERTER
MaximumI(ol)	0.0017 A	-	0.0017 A	0.0017 A
Humidity sensitivity level	1	-	1	1
Number of functions	2	-	2	2
Number of entries	1	-	1	1
Number of terminals	6	-	6	6
Maximum operating temperature	125 °C	-	125 °C	125 °C
Minimum operating temperature	-40 °C	-	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	-	VSON	VSON
Encapsulate equivalent code	TSSOP6,.08	-	SOLCC6,.04,20	SOLCC6,.04,14
Package shape	RECTANGULAR	-	RECTANGULAR	SQUARE
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	-	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE
method of packing	TAPE AND REEL	-	TAPE AND REEL	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260	-	260	260
power supply	1.2/3.3 V	-	1.2/3.3 V	1.2/3.3 V
Prop。Delay @ Nom-Su	20 ns	-	20 ns	20 ns
propagation delay (tpd)	20 ns	-	20 ns	20 ns
Certification status	Not Qualified	-	Not Qualified	Not Qualified
Schmitt trigger	YES	-	YES	YES
Maximum seat height	1.1 mm	-	0.5 mm	0.5 mm
Maximum supply voltage (Vsup)	3.6 V	-	3.6 V	3.6 V
Minimum supply voltage (Vsup)	0.8 V	-	0.8 V	0.8 V
Nominal supply voltage (Vsup)	1.1 V	-	1.1 V	1.1 V
surface mount	YES	-	YES	YES
technology	CMOS	-	CMOS	CMOS
Temperature level	AUTOMOTIVE	-	AUTOMOTIVE	AUTOMOTIVE
Terminal surface	Tin (Sn)	-	Tin (Sn)	Tin (Sn)
Terminal form	GULL WING	-	NO LEAD	NO LEAD
Terminal pitch	0.65 mm	-	0.5 mm	0.35 mm
Terminal location	DUAL	-	DUAL	DUAL
Maximum time at peak reflow temperature	30	-	30	30
width	1.25 mm	-	1 mm	1 mm

Recommended Resources

Working principle diagram and application diagram of silicon controlled thyristor

STK086G power amplifier circuit diagram

Power switch integrated circuit water level control circuit

555 pitching automatic score scoring game machine circuit

Telephone monitoring amplifier circuit

UPS-500W circuit diagram 2

About Full Wave Analysis: Full-waveElectromagneticsimulatorFAQThisFAQprovidessomeanswerstothemostcommonquestionsaboutcircuitsimulatorsandEMsimulators.Ifyoucan'tfindtheanswerforyourquestion,pleasesendittoblueflyer@my-deja.comIw...; JasonYoo RF/Wirelessly

DSP F2812 Interrupt: [i=s]This post was last edited by Aguilera on 2019-4-18 21:54[/i] [align=left][color=rgb(0, 0, 0)][backcolor=rgb(254, 254, 242)][font=Verdana, Arial, Helvetica, sans-serif][size=3]I read TI's document...; Aguilera DSP and ARM Processors

Which one is better to learn, microcontroller or DSP?: I would like to ask which one is better to learn, microcontroller or DSP. I am a first-year graduate student and want to find a self-taught one. I have come into contact with DSP before, but I feel th...; wwqzi stm32/stm8

How to prevent PCB warping: 1. Why does the circuit board require to be very flat? 　　On the automated insertion line, if the printed circuit board is not flat, it will cause inaccurate positioning, and the components cannot be i...; ohahaha PCB Design

EEWORLD University Hall----Black technology probe: know the current size by touching it (English, foreign netizens' evaluation): Black technology probe: Know the current size by just touching it (English, foreign netizens’ reviews) : https://training.eeworld.com.cn/course/5125...; nmg Test/Measurement

Detailed explanation of Zigbee networking principle: Building a complete Zigbee mesh network includes two steps: network initialization and node joining the network. Node joining the network includes two steps: joining the network by connecting to the c...; 灞波儿奔 Wireless Connectivity

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components