SiP2211 is a dual output low dropout regulator capable of
supplying 150 mA from output 1 and 300 mA from output 2.
The SiP2211 has the outputs independently enabled. Also
the SiP2211 offers a low dropout, low ground current and
extremely low noise with the addition of a bypass capacitor.
Protection features include undervoltage lockout, output
current limit, and thermal shutdown.
The Fixed output version of SiP2211 is available in a lead
(Pb)-free MLP33-10 PowerPAK package and the adjustable
version is available in a lead (Pb)-free MLP44-16 PowerPak
package. Both packages ares specified to operate over the
range of - 40 °C to 85 °C.
FEATURES
•
•
•
•
•
•
•
•
2.25 V to 5.5 V Input Voltage Range
Two Outputs - 150 mA and 300 mA
Low Ground Current of 48 µA
Low Dropout Voltage of 65 mV at 100 mA
Current Limit
Thermal Shutdown
MLP33-10 PowerPAK
®
Package (Fixed Output)
MIC2211 Pin for Pin Replacement
RoHS
COMPLIANT
APPLICATIONS
• Cellular Phones
• Wireless Modems
• PDAs
TYPICAL APPLICATION CIRCUIT
V
IN
EN
1
EN
2
V
OUT1
V
OUT2
SiP2211
BP
GND
Document Number: 73479
S-71832-Rev. C, 03-Sep-07
www.vishay.com
1
SiP2211
Vishay Siliconix
ABSOLUTE MAXIMUM RATINGS
Parameter
V
IN
, V
EN
, to GND
Power Dissipation
Storage Temperature
Thermal Resistance (MLP10 PowerPAK)
Notes:
a. Device Mounted with all leads soldered or welded to PC board.
b. Derate 20 mW/°C above 70 °C.
c. Derate 23.5 mW/°C above 70 °C.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation
of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
Limit
- 0.3 to 7
MLP33-10 PowerPAK
b
MLP44-16 PowerPAK
c
1600
1880
- 55 to 150
50
Unit
V
mW
°C
°C/W
RECOMMENDED OPERATING RANGE
Parameter
Input Voltage Range
Enable Voltage Range
Operating Temperature Range T
A
Operating Temperature Range T
J
Limit
2.25 to 5.5
0 to 5.5
- 40 to 85
- 40 to 125
Unit
V
°C
SPECIFICATIONS
Test Conditions Unless Specified
V
IN
= V
OUT
+ 1
Parameter
Regulators
Output Voltage Accuracy
Output Voltage
Temperature Coefficient
Line Regulation
e
Load Regulation
V
IN
= V
OUT
+ 1 V to 5.5 V
I
OUT
= 100 µA to 150 mA (LDO 1 and 2)
I
OUT
= 100 µA to 300 mA (LDO 2)
I
OUT
= 150 mA (LDO 1 and 2)
Dropout Voltage
f
V
DROP
I
OUT
= 300 mA (LDO 2)
I
OUT1
= I
OUT2
= 0 µA
Ground Pin Current
I
G
I
OUT1
= I
OUT2
= 0 µA
I
OUT1
= 150 mA, I
OUT2
= 300 mA
V
EN
< 0.4 V
Sequence Time Delay
d
Output Voltage Noise
Ripple Rejection
Inputs
EN Input Voltage
EN Input Current
V
IL
V
IH
I
IL
I
IH
Logic Low
Logic High
V
IL
< 0.6 V
V
IH
> 1.8 V
Full
Full
Room
Room
1.8
-1
-1
0.01
0.01
1
1
0.6
V
µA
t
SEQ
C
BP
= 0.01 µF
f = 1 kHz, C
OUT
= 1 µF, C
BP
= 10 nF
f = 20 kHz, C
OUT
= 1 µF, C
BP
= 10 nF
Room
Room
From Nominal V
OUT
Room
Full
Room
Room
Full
Room
Room
Room
Full
Room
Full
Room
Full
Room
Full
Room
70
30
60
40
60
2.0
µs
µVrms
dB
48
240
120
- 0.3
- 0.6
0.2
-1
-2
40
0.2
0.3
0.6
1.0
1.5
190
250
340
420
65
80
µA
mV
%
1
2
%
ppm/°C
Symbol
V
e
,
C
OUT
1 µF, I
OUT
= 100 µA,
T
A
= 25 °C
Temp
a
Min
b
Limits
Typ
c
Max
b
Unit
www.vishay.com
2
Document Number: 73479
S-71832-Rev. C, 03-Sep-07
SiP2211
Vishay Siliconix
SPECIFICATIONS
Test Conditions Unless Specified
V
IN
= V
OUT
+ 1 V
e
, C
OUT
Parameter
Protection
Current Limit
Thermal Shutdown Temperature
Thermal Hysteresis
I
IL
V
OUT1
= 0 V
V
OUT1
= 0 V
Room
Room
Room
Room
150
300
280
450
165
25
460
700
mA
°C
Symbol
1 µF, I
OUT
= 100 µA,
T
A
= 25 °C
Temp
a
Min
b
Limits
Typ
c
Max
b
Unit
Notes:
a. Room = 25 °C, Full = - 40 to 85 °C.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. Timing is measured from 90 % of LDO #1’s final value to 90 % of LDO #2’s final value.
e. For higher output of the regulator pair.
f. Dropout voltage is defined as the input to output differential voltage at which the output voltage drops 2 % below the output voltage measured
with a 1 V differential, provided that V
IN
does not drop below 2.25 V. When V
OUT(nom)
is less than 2.25 V, the output will be in regulation when
2.25 V - V
OUT(nom)
is greater than the dropout voltage specified.
FUNCTIONAL BLOCK DIAGRAM
V
IN
EN
1
LDO #1
V
OUT1
LDO #2
EN
2
V
OUT2
BP
Reference
GND
Fixed Voltage Version
V
IN
EN
1
LDO #1
V
OUT1
ADJ
1
LDO #2
V
OUT2
ADJ
2
EN
2
BP
Reference
GND
Adjustable
Voltage V
ersion
Document Number: 73479
S-71832-Rev. C, 03-Sep-07
www.vishay.com
3
SiP2211
Vishay Siliconix
PIN CONFIGURATION AND ORDERING INFORMATION
PowerPAK MLP33-10 with Large Pad
VOLTAGE OPTIONS
V
IN
EN
1
EN
2
BP
NC
1
2
3
4
5
10
9
8
7
6
V
OUT1
V
OUT1
V
OUT2
V
OUT2
NC
NC
GND
NC
NC
GND
10
9
8
7
6
1
2
3
4
5
V
IN
EN
1
EN
2
BP
NC
Voltage
Adj
1.5
1.6
1.8
1.85
1.9
2.0
2.1
2.5
2.6
2.7
2.8
2.85
2.9
3.0
3.1
3.2
3.3
3.4
3.5
3.6
Code (x, Z)
A
F
W
G
D
Y
H
E
J
K
L
M
N
O
P
Q
R
S
T
U
V
Exposed Pad
Top
View
V
OUT1
V
OUT2
Bottom
View
13
14
15
16
NC
NC
ADJ
2
GND
SW
12
11
10
9
8
G
N
D
7
G
N
D
6
N
C
5
N
C
V
I
N
1
2
3
4
V
I
N
EN
1
EN
2
BP
ADJ
1
Bottom
View
ORDERING INFORMATION
Part Number
SiP2211DMP-XZ-E3
SiP2211DLP-AA-E3
X: Output 1 voltage code
Z: Output 2 voltage code
Temp Range
- 40 to 85 °C
Package
PowerPAK MLP33-10
PowerPAK MLP44-16
Marking
11XZ
11AA
PIN DESCRIPTION
Pin Number
MLP33-10
1
2
3
4
5
6
MLP44-16
15, 16
1
6
2
3
4
5
7, 8
9
10
7
8
9
10
11
12
13
14
Name
V
IN
EN
1
NC
EN
2
BP
ADJ
1
NC
GND
GND
SW
ADJ
2
NC
NC
V
OUT2
V
OUT1
Function
Input voltage for the power MOSFETs and their gate drive
Enables LDO #1 output
No Connection
Enables LDO #2 output
Bypass for noise reduction
Feedback connection for LDO #1
No Connection
Ground
Ground for the internal N-Channel MOSFET switch
Feedback connection for LDO #2
No Connection
No Connection
Output of LDO #2 - 300 mA
Output of LDO #1 - 150 mA
The exposed pad on both packages must be connected externally to the GND pin.
We need to know that a variable is actually an abstract name for a memory address. In a statically compiled program, all variable names are converted to memory addresses during compilation. The machin...
LZO Accel-C
LZO Data Compression Core / Lossless Data Compression IP Core
LZOAccel-C is an FPGA hardware implementation of a lossless data compression engine, compatible with the LZO 2.10 standard.
Th...
The following is a comprehensive test list of each region collected and compiled by Guanzi. It is not complete. Anyone who has any information is welcome to post it in the comments. Thank you!Guangxi ...
1. IntroductionWhen a product is in the prototype testing stage or is put on the market, the program may occasionally run out of control or run abnormally. In many cases, such occasional failures are ...
TI holds a large-scale online and offline TI Industrial Series event every year to share the most cutting-edge industrial technologies and application solutions, strengthen communication within the in...
Microcontroller MCU
京公网安备 11010802033920号
EEWORLD
