EEWORLDEEWORLDEEWORLD

Part Number

Search

CW42AF-FREQ2-OUT23

Description
CMOS/TTL Output Clock Oscillator, 70MHz Min, 160MHz Max, FULL SIZE, DIP-4
CategoryPassive components    oscillator   
File Size104KB,1 Pages
ManufacturerCal Crystal Lab Inc / Comclok Inc
Websitehttps://www.transko.com
Download Datasheet Parametric View All

CW42AF-FREQ2-OUT23 Overview

CMOS/TTL Output Clock Oscillator, 70MHz Min, 160MHz Max, FULL SIZE, DIP-4

CW42AF-FREQ2-OUT23 Parametric

Parameter NameAttribute value
MakerCal Crystal Lab Inc / Comclok Inc
Reach Compliance Codecompliant
maximum descent time3 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency160 MHz
Minimum operating frequency70 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeCMOS/TTL
Output load2 TTL, 15 pF
physical size20.83mm x 13.21mm x 6.48mm
longest rise time3 ns
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry45/55 %
Cal Crystal Lab, Inc. / Comclok, Inc. 800-333-9825
1156 North Gilbert Street • Anaheim, CA 92801
TRI-STATE ENABLE/DISABLE OSCILLATORS / HCMOS / TTL
(FULL & HALF SIZE)
MODEL CW
3.3 VDC
Model
Frequency Range
Frequency Stability
Operating Temperature Range
Storage Temperature Range
Current Consumption
Supply Voltage
Symmetry
Rise & Fall Time (Tr & Tf)
Logic “1”
Logic “0”
Output Load (Max)
Aging
Enable Input
10kHz ~ 69.999MHz
100ppm Standard, Optional Tolerances Available
0
o
C ~+70
o
C Extended Temperature Ranges Available
-55
o
C ~+125
o
C
10.0KHz ~ 23.999MHz:
15mA Max
24.000MHz ~ 69.999MHz: 30mA Max
+3.3 VDC
±
10%
60/40 @ 50% Vcc, Optional Tolerances Available
6 nSec Max
3.0 VDC Min
0.5 VDC Max
10TTL / 20pF
< 5ppm per year
Enable - Logic “1” 2.0 VDC Min
Disable - Logic “0” 0.5 VDC Max
CW
70MHz ~ 160.0MHz
CW
100ppm Standard, Optional Tolerances Available
0
o
C ~+70
o
C Extended Temperature Ranges Available
-55
o
C ~+125
o
C
70.0MHz ~ 99.9MHz:
30mA Max
100.00MHz ~ 129.9MHz: 35mA Max
130.00MHz ~ 160.00MHz: 40mA Max
+3.3 VDC
±
10%
60/40 @ 50% Vcc, Optional Tolerances Available
3 nSec Max
3.0 VDC Min
0.5 VDC Max
2TTL / 15pF
< 5ppm per year
Enable - Logic “1” 2.0 VDC Min
Disable - Logic “0” 0.5 VDC Max
FULL SIZE TRI-STATE
PINS
CONNECTIONS
1
ENABLE / DISABLE
7
GND
8
OUTPUT
14
+3.3 VDC
±10%
TEST CIRCUIT FULL SIZE
HALF SIZE TRI-STATE
PINS
CONNECTIONS
1
ENABLE / DISABLE
4
GND
5
OUTPUT
8
+3.3 VDC
±10%
TEST CIRCUIT HALF SIZE
NOTE:
1.
C
L
Capacitance includes probe and test jig 20pF typical (10kHz ~ 69.999MHz)
C
L
Capacitance includes probe and test jig 15pF typical (70MHz ~ 160.000MHz)
2. R
L
= 400Ω - 10TTL
2Ω - 10LSTTL
3. All diodes are 1N941, 1N43064 or equivalent
29

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号