ACVX1222-FREQ-E-N15-Q40 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> ACVX1222-FREQ-E-N15-Q40

ACVX1222-FREQ-E-N15-Q40: DescriptionCMOS/TTL Output Clock Oscillator, 1MHz Min, 200MHz Max, ROHS COMPLIANT, DIP-14/4; CategoryPassive components oscillator; File Size237KB，2 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ACVX1222-FREQ-E-N15-Q40 Overview

CMOS/TTL Output Clock Oscillator, 1MHz Min, 200MHz Max, ROHS COMPLIANT, DIP-14/4

ACVX1222-FREQ-E-N15-Q40 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Abracon
Reach Compliance Code	compliant
Maximum control voltage	4.5 V
Minimum control voltage	0.5 V
maximum descent time	10 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	150 ppm
frequency stability	100%
linearity	10%
Manufacturer's serial number	ACVX1222
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	200 MHz
Minimum operating frequency	1 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
Oscillator type	CMOS/TTL
Output load	10 TTL, 15 pF
physical size	20.8mm x 13.2mm x 5.08mm
longest rise time	10 ns
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	NO
maximum symmetry	40/60 %

Preview

Download Datasheet

View All

TTL/CMOS VOLTAGE CONTROLLED CRYSTAL OSCILLATOR

ACVX1222

FEATURES:

• 14-Pin DIP 5V

• 5.08mm in height

• Large frequency pulling available

• Tight symmetry (45/55%) available

• Good linearity

RoHS

Compliant

APPLICATIONS:

• PLLs

• Clock recovery

• Reference signal tracking

• Synthesizers

20.8 x 13.2 x 5.08 mm

| | | | | | | | | | | | | | |

STANDARD SPECIFICATIONS:

PARAMETERS

Abracon P/N:

Frequency range:

Operating temperature:

Storage temperature:

Frequency Stability vs.

Temperature:

Frequency Stability vs. Aging:

Frequency Stability vs.

Supply Voltage:

Supply Voltage (Vdd):

Supply Current (Idd):

Symmetry:

Rise and Fall Time (Tr/Tf):

Output Load:

Output Voltage:

Transfer Function:

Control Voltage (Vcc):

Center Voltage:

Frequency Deviation:

Linearity:

Start-up time:

ACVX1222 Series

1.0MHz to 200.0MHz

0° C to + 70° C (see options)

-40° C to + 85° C

± 100ppm max. (see options)

± 5ppm/year max.

± 5ppm max.

5.0 Vdc ±5%

See Table 1

40/60% max. @ 1/2 Vdd (see option)

10ns max.

TTL/CMOS (10TTL or 15pF gate)

VOH=0.9*Vdd min.

VOL=0.4 V max.

Positive

0.5Vdc to 4.5Vdc

2.5 VDC ± 0.5V

± 100 ppm min. (see options)

± 10% max.

10ms.max.

Table 1

Freq

MHz

Idd max.

Pullability

≤26

≤45

≤70

≤200

OPTIONS AND PART IDENTIFICATION:

(Left blank if standard)

ACVX1222 - Frequency -

Trimed Lead

Gull Wing

0.45(11.43)

Q45

0.40(10.16)

Q40

0.35(8.89)

Q35

0.30(7.62)

Q30

0.25(6.35)

Q25

0.20(5.08)

Q20

0.15(3.81)

Q15

0.10(2.54)

Q10

Frequency

XXX.XXXMHz

Operating Temp.

-10°C to +60°C

-20°C to +70°C

-30°C to +70°C

-30°C to +85°C

-40°C to +85°C

Frequency Stability

±20ppm

±25ppm

R**

±30ppm

±35ppm

±50ppm

Symmetry

45/55%@0.5Vdd

45/55%@1.4Vdd

Pulling

N05

N15

N20

N25

N30

Please contact ABRACON if parts are intended for life dependent applications.

ABRACON IS

ISO 9001 / QS 9000

CERTIFIED

± 50ppm

± 150ppm

± 200ppm

± 250ppm

± 300ppm

* Temp option D, E, and 0°C to +70°C only

** Temp option D, E, F, N, and 0°C to +70°C only

Revised: 04.11.08

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

FTL-3032 integrated tuner-demodulator internal structure block diagram

High frequency variable pulse width signal generation circuit

Power frequency noise double T filter circuit

Yanbian triangle step-down starting circuit

Practical circuit diagram of battery management system

Remote control circuit composed of CSJ-T300B and CSJ-R02B

Experience in using MSP430F2272 IO port interrupts: When debugging the 430 microcontroller, it is required to use IO interrupt to wake up the system. The following experiences are summarized, which should be paid attention to when using IO port interru...; Aguilera Microcontroller MCU

Initial hardware design, need some information about OMAPL138: Hello everyone, I am a student, and I want to design a board with OMAPL138 as the core. But the information I have is quite mixed, and there is little useful information, so I want to ask if you have ...; 流誓星空 TI Technology Forum

[ESP32-S2-Kaluga-1 Review] 6. Packing up, the end of the LGVL lighting interface: To reply to the previous post, why the built-in symbol icon cannot be used, just select one of these four in menuconfig, the only difference is the size of the icon. In this way, you can select the WI...; RCSN Domestic Chip Exchange

Can this diagram be used in this way?: Because the IO of the microcontroller is 5V, and the sensor signal is 24V, I hope that the sensor can cut off the signal of the optocoupler while the IO controls the optocoupler. Because the IO of the...; sky999 PCB Design

About downloading programs using emulator: Question: When downloading the program using JT-LINK's SW method, what are the requirements for the high and low levels of the BOOT0 and BOOT1 pins?...; 深圳小花 MCU

Calling the Viterbi kernel: I'm working on the Viterbi decoder recently. I don't know if anyone has the manual for the viterbi core. When I call it, I get a lot of errors like Error (204009): Can't generate netlist output files ...; 'Friday Altera SoC

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components