M24128-BRMN3T/B datasheet, PDF

Datasheet> All Categories > storage> storage> M24128-BRMN3T/B

M24128-BRMN3T/B: Description16KX8 I2C/2-WIRE SERIAL EEPROM, PDSO8, 0.150 INCH, PLASTIC, SOP-8; Categorystorage storage; File Size275KB，34 Pages; ManufacturerSTMicroelectronics; Websitehttp://www.st.com/

Download Datasheet Parametric View All

M24128-BRMN3T/B Overview

16KX8 I2C/2-WIRE SERIAL EEPROM, PDSO8, 0.150 INCH, PLASTIC, SOP-8

M24128-BRMN3T/B Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	STMicroelectronics
Parts packaging code	SOIC
package instruction	0.150 INCH, PLASTIC, SOP-8
Contacts	8
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum clock frequency (fCLK)	0.4 MHz
JESD-30 code	R-PDSO-G8
JESD-609 code	e0
length	4.9 mm
memory density	131072 bit
Memory IC Type	EEPROM
memory width	8
Number of functions	1
Number of terminals	8
word count	16384 words
character code	16000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	16KX8
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Parallel/Serial	SERIAL
Peak Reflow Temperature (Celsius)	240
Certification status	Not Qualified
Maximum seat height	1.75 mm
Serial bus type	I2C
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	1.8 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	3.9 mm
Maximum write cycle time (tWC)	10 ms

Preview

Download Datasheet

View All

M24128

M24C64 M24C32

128 Kbit, 64 Kbit and 32 Kbit serial I²C bus EEPROM

Feature summary

■

Two-Wire I

C serial interface

Supports 400kHz Protocol

Single supply voltages (see

Table 1

for root

part numbers):

– 2.5 to 5.5V

– 1.8 to 5.5V

– 1.7 to 5.5V

Write Control Input

Byte and Page Write

Random And Sequential Read modes

Self-Timed programming cycle

Automatic address incrementing

Enhanced ESD/Latch-Up Protection

More than 1 Million Write cycles

More than 40-year data retention

Packages

– ECOPACK® (RoHS compliant)

Product list

Root part number

M24128-BW

Supply voltage

2.5 to 5.5V

1.8 to 5.5V

2.5 to 5.5V

1.8 to 5.5V

1.7 to 5.5V

2.5 to 5.5V

1.8 to 5.5V

1.7 to 5.5V

■

PDIP8 (BN)

■

SO8 (MN)

150 mil width

Table 1.

Reference

M24128

TSSOP8 (DW)

169 mil width

M24128-BR

M24C64-W

M24C64

M24C64-R

M24C64-F

M24C32-W

M24C32

M24C32-R

M24C32-F

UFDFPN8 (MB)

2x3mm² (MLP)

October 2006

Rev 9

1/34

www.st.com

Contents

M24128, M24C64, M24C32

Contents

Summary description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Signal description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

2.0.1

2.0.2

Serial Clock (SCL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Serial Data (SDA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

2.1

2.2

2.3

Chip Enable (E0, E1, E2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Write Control (WC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Supply voltage (V

) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

2.3.1

2.3.2

2.3.3

Operating supply voltage V

CC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Internal device reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Power-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

Device operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

4.1

4.2

4.3

4.4

4.5

4.6

4.7

4.8

4.9

4.10

4.11

4.12

4.13

4.14

Start condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Stop condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Acknowledge bit (ACK) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Data Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Memory addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Write operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Byte Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Page Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Minimizing system delays by polling on ACK . . . . . . . . . . . . . . . . . . . . . . 17

Read operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Random Address Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Current Address Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Sequential Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Acknowledge in Read mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

2/34

Initial delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

List of tables

M24128, M24C64, M24C32

List of tables

Table 1.

Table 2.

Table 3.

Table 4.

Table 5.

Table 6.

Table 7.

Table 8.

Table 9.

Table 10.

Table 11.

Table 12.

Table 13.

Table 14.

Table 15.

Table 16.

Table 17.

Table 18.

Table 19.

Table 20.

Table 21.

Table 22.

Table 23.

Table 24.

Product list . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Device select code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Address most significant byte . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Address least significant byte . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Operating modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Operating conditions (M24128-BW, M24C64-W, M24C32-W) . . . . . . . . . . . . . . . . . . . . . . 21

Operating conditions (M24128-BR, M24C64-R, M24C32-R) . . . . . . . . . . . . . . . . . . . . . . . 21

Operating conditions (M24C64-F, M24C32-F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

AC test measurement conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Input parameters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

DC characteristics (V

= 2.5V to 5.5V, device grade 6) . . . . . . . . . . . . . . . . . . . . . . . . . . 22

DC characteristics (V

= 2.5V to 5.5V, device grade 3) . . . . . . . . . . . . . . . . . . . . . . . . . . 23

DC characteristics (V

= 1.8V to 5.5V). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

DC characteristics (V

= 1.7V to 5.5V). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

AC characteristics (V

= 2.5V to 5.5V, device grades 6 and 3) . . . . . . . . . . . . . . . . . . . . 25

AC characteristics (V

= 1.8V to 5.5V or V

= 1.7V to 5.5V) . . . . . . . . . . . . . . . . . . . . . 25

PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, package mechanical data . . . . . . . . . . . . 27

SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width,

package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

TSSOP8 – 8 lead Thin Shrink Small Outline, package mechanical data . . . . . . . . . . . . . . 29

UFDFPN8 (MLP8) – 8-lead Ultra thin Fine pitch Dual Flat Package No lead

2 × 3mm, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

4/34

M24128, M24C64, M24C32

List of figures

Figure 1.

Figure 2.

Figure 3.

Figure 4.

Figure 5.

Figure 6.

Figure 7.

Figure 8.

Figure 9.

Figure 10.

Figure 11.

Figure 12.

Figure 13.

Figure 14.

Figure 15.

Figure 16.

Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

DIP, SO, TSSOP and UFDFPN connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Device select code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Maximum RP value versus bus parasitic capacitance (C) for an I2C bus . . . . . . . . . . . . . . 9

C bus protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

Write mode sequences with WC = 1 (data write inhibited) . . . . . . . . . . . . . . . . . . . . . . . . . 14

Write mode sequences with WC = 0 (data write enabled) . . . . . . . . . . . . . . . . . . . . . . . . . 16

Write cycle polling flowchart using ACK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Read mode sequences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

AC test measurement I/O waveform. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

AC waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, package outline . . . . . . . . . . . . . . . . . . . . 27

SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, package outline . . . . . . 28

TSSOP8 – 8 lead Thin Shrink Small Outline, package outline . . . . . . . . . . . . . . . . . . . . . . 29

UFDFPN8 (MLP8) – 8-lead Ultra thin Fine pitch Dual Flat Package No lead

2 × 3mm, package outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

5/34

Recommended Resources

Hot and cold water dispenser circuit household appliance circuit

DC-DC boost conversion circuit

80V effective value analog switch circuit diagram

555 voltage controlled oscillator circuit using Vc terminal to control duty cycle

DT960T/CM3310 digital/LCD bar graph dual display digital multimeter

875p computer motherboard circuit diagram_098

【Rewarded Live Broadcast】 Speech Recognition Core Technology Lecture Begins ~ Microchip Timberwolf Audio Processor Seminar: It is estimated that by 2021, voice-controlled devices will account for 30% of smart home devices.For automatic speech recognition (ASR) and voice communication, high-performance voice processors are ...; nmg Embedded System

When a port bit is set to falling edge trigger, and its interrupt enable bit is not set, the interrupt flag is triggered when a falling edge occurs.: The problem is twofold: Set a port bit to falling edge trigger 1. When its interrupt enable bit is 0, will the interrupt flag be set when a falling edge occurs ? 2. When the interrupt enable bit is 0,...; 一沙一世 stm32/stm8

RF coexistence testing? Is it difficult?: The current development of the international epidemic is just like that in Wuhan a few months ago, facing severe challenges brought about by a surge in infected patients, a shortage of medical resourc...; eric_wang RF/Wirelessly

The 5 yuan proofing board is back: I was careless and the vias were not covered with oil, so the appearance is flawed:loveliness:...; cruelfox PCB Design

About the history, reasons and principles of PFC power factor correction: [size=4]What is power factor compensation and what is power factor correction[/size] [size=4] [/size] [size=4] Power factor compensation: In the 1950s, an improvement method was proposed for the low p...; qwqwqw2088 Analogue and Mixed Signal

5G RAN testing, the most comprehensive data package!: 5G still has a long way to goThis year is the first year of large-scale commercial use of 5G and the first year of the 5G era (2020-2030). The curtain has just been raised on the commercial developmen...; eric_wang RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components