EEWORLDEEWORLDEEWORLD

Part Number

Search

PIC18F23K22T-I/MV

Description
8-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQCC28
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size6MB,539 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Download user manual Parametric View All

PIC18F23K22T-I/MV Overview

8-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQCC28

PIC18F23K22T-I/MV Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerMicrochip
Parts packaging codeQFN
package instruction4 X 4 MM, 0.50 MM HEIGHT, LEAD FREE, PLASTIC, UQFN-28
Contacts28
Reach Compliance Codecompli
ECCN codeEAR99
Factory Lead Time30 weeks
Has ADCYES
Other featuresALSO OPERATES 2.3 V MINIMUM SUPPLY AT 20 MHZ
Address bus width
bit size8
CPU seriesPIC
maximum clock frequency64 MHz
DAC channelYES
DMA channelNO
External data bus width
JESD-30 codeS-PQCC-N28
JESD-609 codee3
length4 mm
Humidity sensitivity level1
Number of I/O lines25
Number of terminals28
On-chip program ROM width16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
PWM channelYES
Package body materialPLASTIC/EPOXY
encapsulated codeHVQCCN
Encapsulate equivalent codeLCC28,.16SQ,16
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
power supply2/5 V
Certification statusNot Qualified
RAM (bytes)512
rom(word)4096
ROM programmabilityFLASH
Maximum seat height0.55 mm
speed64 MHz
Maximum slew rate12 mA
Maximum supply voltage5.5 V
Minimum supply voltage2.7 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formNO LEAD
Terminal pitch0.4 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width4 mm
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER, RISC
PIC18(L)F2X/4XK22
28/40/44-Pin, Low-Power, High-Performance
Microcontrollers with XLP Technology
High-Performance RISC CPU:
• C Compiler Optimized Architecture:
- Optional extended instruction set designed to
optimize re-entrant code
• Up to 1024 Bytes Data EEPROM
• Up to 64 Kbytes Linear Program Memory
Addressing
• Up to 3896 Bytes Linear Data Memory Address-
ing
• Up to 16 MIPS Operation
• 16-bit Wide Instructions, 8-bit Wide Data Path
• Priority Levels for Interrupts
• 31-Level, Software Accessible Hardware Stack
• 8 x 8 Single-Cycle Hardware Multiplier
eXtreme Low-Power Features (XLP)
(PIC18(L)F2X/4XK22):
Sleep mode: 20 nA, typical
Watchdog Timer: 300 nA, typical
Timer1 Oscillator: 800 nA @ 32 kHz
Peripheral Module Disable
Special Microcontroller Features:
2.3V to 5.5V Operation – PIC18FXXK22 devices
1.8V to 3.6V Operation – PIC18LFXXK22 devices
Self-Programmable under Software Control
High/Low-Voltage Detection (HLVD) module:
- Programmable 16-Level
- Interrupt on High/Low-Voltage Detection
Programmable Brown-out Reset (BOR):
- With software enable option
- Configurable shutdown in Sleep
Extended Watchdog Timer (WDT):
- Programmable period from 4 ms to 131s
In-Circuit Serial Programming™ (ICSP™):
- Single-Supply 3V
In-Circuit Debug (ICD)
Flexible Oscillator Structure:
• Precision 16 MHz Internal Oscillator Block:
- Factory calibrated to ± 1%
- Selectable frequencies, 31 kHz to 16 MHz
- 64 MHz performance available using PLL –
no external components required
• Four Crystal modes up to 64 MHz
• Two External Clock modes up to 64 MHz
• 4X Phase Lock Loop (PLL)
• Secondary Oscillator using Timer1 @ 32 kHz
• Fail-Safe Clock Monitor:
- Allows for safe shutdown if peripheral clock
stops
- Two-Speed Oscillator Start-up
Peripheral Highlights:
• Up to 35 I/O Pins plus 1 Input-Only Pin:
- High-Current Sink/Source 25 mA/25 mA
- Three programmable external interrupts
- Four programmable interrupt-on-change
- Nine programmable weak pull-ups
- Programmable slew rate
• SR Latch:
- Multiple Set/Reset input options
• Two Capture/Compare/PWM (CCP) modules
• Three Enhanced CCP (ECCP) modules:
- One, two or four PWM outputs
- Selectable polarity
- Programmable dead time
- Auto-Shutdown and Auto-Restart
- PWM steering
• Two Master Synchronous Serial Port (MSSP)
modules:
- 3-wire SPI (supports all 4 modes)
- I
2
C Master and Slave modes with address
mask
Analog Features:
• Analog-to-Digital Converter (ADC) module:
- 10-bit resolution, up to 30 external channels
- Auto-acquisition capability
- Conversion available during Sleep
- Fixed Voltage Reference (FVR) channel
- Independent input multiplexing
• Analog Comparator module:
- Two rail-to-rail analog comparators
- Independent input multiplexing
• Digital-to-Analog Converter (DAC) module:
- Fixed Voltage Reference (FVR) with 1.024V,
2.048V and 4.096V output levels
- 5-bit rail-to-rail resistive DAC with positive
and negative reference selection
• Charge Time Measurement Unit (CTMU) module:
- Supports capacitive touch sensing for touch
screens and capacitive switches
2010-2016 Microchip Technology Inc.
DS40001412G-page 1
Can the master device send data to the slave device?
I am using bluetooth master module and CC2541 slave to connect. Can the master module send data to the slave module? If so, where is the TIperipheral routine that receives and processes the data? I ca...
chenbingjy Wireless Connectivity
MOSFET tube "fully saturated conduction"?
I often see people say that MOSFET is fully saturated and turned on. Can anyone provide a MOSFET that can be fully saturated and turned on? Thinking is completely stuck in BJT. Using BJT to understand...
PowerAnts Analog electronics
[Sipeed LicheeRV 86 Panel Review] 4-Building the Compilation Environment
This article refers to the tutorial of the Allwinner Development Community: https://d1.docs.aw-ol.com/study/study_6helloword/ , and tries to run a hello word program on the board. Although the operati...
DDZZ669 Domestic Chip Exchange
【AT32F421 Review】+RTC Electronic Clock
The AT32F421 is equipped with an RTC timer and is equipped with corresponding routines to assist in learning, use and functional verification. The verification result of the routine ERTC_Calendar is s...
jinglixixi Domestic Chip Exchange
[Synopsys IP Resources] AI+ML brings the long-running battle of chip verification to an end ahead of schedule
In the process of functional verification, usually 60% of the time is spent on test platform development and debugging, and the remaining 40% of the time is spent on test platform construction and cov...
arui1999 Integrated technical exchanges
Calculation method of maximum power handling of LTCC low-pass filter
The purpose of this application note is to describe the procedure used to determine the power handling capability of the LFCW series LTCC low-pass filters due to thermally related failures.LFCW series...
btty038 RF/Wirelessly

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号