ACH-FREQ2-J-50-G-OUT29 datasheet, PDF

ACH-FREQ2-J-50-G-OUT29: DescriptionXO, Clock, CRYSTAL OSCILLATOR, CLOCK, 50 MHz - 80 MHz, HCMOS/TTL OUTPUT; CategoryPassive components oscillator; File Size104KB，1 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ACH-FREQ2-J-50-G-OUT29 Overview

XO, Clock, CRYSTAL OSCILLATOR, CLOCK, 50 MHz - 80 MHz, HCMOS/TTL OUTPUT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Abracon
Reach Compliance Code	unknown
maximum descent time	5 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
Installation features	SURFACE MOUNT
Maximum operating frequency	80 MHz
Minimum operating frequency	50 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
Oscillator type	HCMOS/TTL
Output load	10 TTL, 15 pF
physical size	12.7mm x 12.7mm x 5.6mm
longest rise time	5 ns
Nominal supply voltage	5 V
surface mount	YES
maximum symmetry	40/60 %

Commodore 64 emulator for STM32F429 Discovery: feature :320x200 text screen on LCD with top/bottom borders. USB keyboard (e.g. PC-103) support (symbolic, non-positional)Tab mapped to C64 Ctrl key Ctlr mapped to C64 Commodore keys Esc key mapped to...; dcexpert DIY/Open Source Hardware

I would like to know the name of this plug, thank you!: Hello everyone, does anyone know what the plug in the picture below is called? I got it from the back of the counter. Is it sold on Taobao? Thanks for your reply!...; 壮壮壮 MCU

[Project source code] FPGA-based snake transplantation: This program transplants the AC6102 snake to the AC620 for display, TFT screen display, and matrix buttons for control. I encountered some problems during the development process, which was really dis...; 小梅哥 Altera SoC

【Perf-V Review】Summary: [i=s]This post was last edited by eew_3sqZMg on 2021-3-16 16:31[/i]It has been more than two months since I got the Pengfeng FPGA development board. During these two months, I gradually became familia...; eew_3sqZMg EE_FPGA Learning Park

MOJO V3 ISE Engineering: ISE newly built MOJO V3 projectStep 1: Launch ISEStep 2: Create a new projectStep 3: Create a new fileStep 4: SynthesisStep 5: Set the pins and save them casually, and then modify the UCF fileAfter ed...; xutong EE_FPGA Learning Park

Using TI DLP technology to drive structured light systems for bin picking accuracy: In industrial environments, parts of different shapes, sizes, materials, and optical properties (such as reflectance, absorption, etc.) need to be processed every day. These parts must be picked and p...; alan000345 TI Technology Forum

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components