531EA375M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531EA375M000DGR

531EA375M000DGR: DescriptionLVPECL Output Clock Oscillator, 375MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EA375M000DGR Overview

LVPECL Output Clock Oscillator, 375MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EA375M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	375 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Electric massager circuit

Noise generator circuit

Series DC motor knife switch reversible control

Five-function refrigerator protector

Field output circuit: AN5521

Switching power supply feedback design type

Tutorial: How to use Vivado HLS to accelerate algorithm development on FPGA: [align=left][color=rgb(34, 34, 34)][font=微软雅黑][size=4]This series of teaching videos is led by Xilinx senior strategic application engineers to guide you from scratch, step by step, to master Vivado H...; EE大学堂 Training Edition

How is the brightness of LCD segment code screen defined?: [align=left][color=#333333][font=微软雅黑, arial][font=微软雅黑] LCD segment screen brightness is an indicator of display clarity. Passive display LCDs are expressed in contrast, generally 5:1~20:1, while act...; 晶拓 Integrated technical exchanges

Thank you for being there - I am grateful for the forum which has given me a lot of technical help and helped me grow very fast.: Thank you for being there - I am grateful for the forum which has given me a lot of technical help and helped me grow very fast....; 99936365 Talking

fpga download program: Can I use a USB blaster to download programs to multiple identical FPGAs on a development board?...; cheriee EE_FPGA Learning Park

nios data transmission problem: [backcolor=rgb(238, 238, 238)][font=Tahoma, Helvetica, SimSun, sans-serif]I am learning nios recently. I want to know how to use avalon protocol to transmit between nios and other FPGA logic circuits ...; yym86202 FPGA/CPLD

The embedded operating systems I have come into contact with: [i=s]This post was last edited by freebsder on 2019-11-21 09:22[/i]I hadn’t planned to write it, but EE is my favorite, and I lose my dignity when someone calls me Taoist priest.What embedded operatin...; freebsder Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components