MPAT-107125-20151FS datasheet, PDF

MPAT-107125-20151FS: Description10700 MHz - 12500 MHz RF/MICROWAVE FIXED ATTENUATOR, 2.2 dB INSERTION LOSS-MAX; CategoryWireless rf/communication Radio frequency and microwave; File Size791KB，2 Pages; ManufacturerMITEQ Inc

Download Datasheet Parametric View All

MPAT-107125-20151FS Overview

10700 MHz - 12500 MHz RF/MICROWAVE FIXED ATTENUATOR, 2.2 dB INSERTION LOSS-MAX

Parameter Name	Attribute value
Maker	MITEQ Inc
Reach Compliance Code	unknown
Nominal attenuation	20 dB
structure	COAXIAL
Maximum insertion loss	2.2 dB
Maximum operating frequency	12500 MHz
Minimum operating frequency	10700 MHz
RF/Microwave Device Types	FIXED ATTENUATOR
Maximum voltage standing wave ratio	1.5

Tutorial: How to use Vivado HLS to accelerate algorithm development on FPGA: [align=left][color=rgb(34, 34, 34)][font=微软雅黑][size=4]This series of teaching videos is led by Xilinx senior strategic application engineers to guide you from scratch, step by step, to master Vivado H...; EE大学堂 Training Edition

How to download ringtones?: Customers who have subscribed to the ringback tone service through 12530 can download the ringback tone in the following two ways: Download from a computer: Please visit http://www.12530.com and log i...; bob RF/Wirelessly

How is the brightness of LCD segment code screen defined?: [align=left][color=#333333][font=微软雅黑, arial][font=微软雅黑] LCD segment screen brightness is an indicator of display clarity. Passive display LCDs are expressed in contrast, generally 5:1~20:1, while act...; 晶拓 Integrated technical exchanges

Thank you for being there - I am grateful for the forum which has given me a lot of technical help and helped me grow very fast.: Thank you for being there - I am grateful for the forum which has given me a lot of technical help and helped me grow very fast....; 99936365 Talking

fpga download program: Can I use a USB blaster to download programs to multiple identical FPGAs on a development board?...; cheriee EE_FPGA Learning Park

nios data transmission problem: [backcolor=rgb(238, 238, 238)][font=Tahoma, Helvetica, SimSun, sans-serif]I am learning nios recently. I want to know how to use avalon protocol to transmit between nios and other FPGA logic circuits ...; yym86202 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components