ECGT-S-FREQ1-CL325TR datasheet, PDF

ECGT-S-FREQ1-CL325TR: DescriptionQUARTZ CRYSTAL RESONATOR, 24 MHz - 29.999 MHz; CategoryPassive components Crystal/resonator; File Size148KB，2 Pages; ManufacturerECLIPTEK; Websitehttp://www.ecliptek.com

Download Datasheet Parametric View All

ECGT-S-FREQ1-CL325TR Overview

QUARTZ CRYSTAL RESONATOR, 24 MHz - 29.999 MHz

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	ECLIPTEK
Reach Compliance Code	unknown
Other features	AT CUT CRYSTAL
Ageing	5 PPM/YEAR
Crystal/Resonator Type	SERIES - 3RD OVERTONE
Drive level	2000 µW
frequency stability	0.003%
frequency tolerance	15 ppm
JESD-609 code	e0
Manufacturer's serial number	EC
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	29.999 MHz
Minimum operating frequency	24 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
physical size	L11.18XB4.7XH13.58 (mm)
Series resistance	60 Ω
surface mount	NO
Terminal surface	Tin/Lead (Sn/Pb)

Spring thunder sounds, and everything starts to grow.: The Waking of Insects has arrived! The pace of spring cannot be stopped! Waiting for the flowers to bloom...; okhxyyo Talking

The modelsim simulation of the shift-add multiplier written in vhdl does not meet expectations: The modelsim simulation of the shift-add multiplier written in vhdl does not meet expectations. I can't find the problem myself, and hope to get your advice Original code LIBRARY IEEE; USE IEEE.STD_LO...; 洽洽香瓜子 FPGA/CPLD

ESP32 is set as AP. After the client disconnects from WIFI and then reconnects to WIFI, the client socket cannot connect: When testing the ESP32 micropython network application, I found a problem: ESP32 is set as AP, and ESP32 is used as the server. The mobile phone is connected to ESP32 normally, and the mobile phone is...; yanruiqi5678 MicroPython Open Source section

How does Anlu FPGA output the clock to ordinary IO?: Now I want to output the clock generated by the PLL IP core to a normal IO pin using the ODDR primitive, but the compiler software shows missing file!!!This is the IP core that used the PLL of Xilinx ...; 1nnocent Domestic Chip Exchange

Stack reuse in GD32VF103 multi-tasking applications: When developing applications using FreeRTOS, after the multi-task scheduler is started, since each task has its own stack space, the C startup stack is no longer used, reducing the amount of RAM avail...; MamoYU Domestic Chip Exchange

[ATmega4809 Curiosity Nano Review] Wifi Controlled Lighting (IoT Led Part 2): 1. Introduction In the previous article, we completed the IoT LED functions (the green part in the figure below) except for the communication protocol and communication module according to the system ...; Ansersion MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components