JAN2N6193 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Discrete semiconductor> The transistor> JAN2N6193

JAN2N6193: DescriptionSmall Signal Bipolar Transistor, 5A I(C), 100V V(BR)CEO, 1-Element, PNP, Silicon, TO-39, HERMETIC SEALED, METAL CAN-3; CategoryDiscrete semiconductor The transistor; File Size199KB，2 Pages; ManufacturerSemicoa; Websitehttp://www.snscorp.com/Semicoa.htm; Environmental Compliance

Download Datasheet Parametric Compare View All

JAN2N6193 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	JAN2N6193	-	-	View	Buy Now

JAN2N6193 Overview

Small Signal Bipolar Transistor, 5A I(C), 100V V(BR)CEO, 1-Element, PNP, Silicon, TO-39, HERMETIC SEALED, METAL CAN-3

JAN2N6193 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Semicoa
Parts packaging code	TO-39
package instruction	CYLINDRICAL, O-MBCY-W3
Contacts	3
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	24 weeks
Maximum collector current (IC)	5 A
Collector-emitter maximum voltage	100 V
Configuration	SINGLE
Minimum DC current gain (hFE)	40
JEDEC-95 code	TO-39
JESD-30 code	O-MBCY-W3
Number of components	1
Number of terminals	3
Maximum operating temperature	200 °C
Package body material	METAL
Package shape	ROUND
Package form	CYLINDRICAL
Polarity/channel type	PNP
Maximum power dissipation(Abs)	10 W
Certification status	Qualified
Guideline	MIL-19500/561
surface mount	NO
Terminal form	WIRE
Terminal location	BOTTOM
transistor applications	SWITCHING
Transistor component materials	SILICON
Nominal transition frequency (fT)	30 MHz
Maximum off time (toff)	2020 ns
Maximum opening time (tons)	200 ns

JAN2N6193 Related Products

	JAN2N6193	JANTXV2N6193	JANTX2N6193
Description	Small Signal Bipolar Transistor, 5A I(C), 100V V(BR)CEO, 1-Element, PNP, Silicon, TO-39, HERMETIC SEALED, METAL CAN-3	Small Signal Bipolar Transistor, 5A I(C), 100V V(BR)CEO, 1-Element, PNP, Silicon, TO-39, HERMETIC SEALED, METAL CAN-3	Small Signal Bipolar Transistor, 5A I(C), 100V V(BR)CEO, 1-Element, PNP, Silicon, TO-39, HERMETIC SEALED, METAL CAN-3
Is it Rohs certified?	conform to	conform to	conform to
Parts packaging code	TO-39	TO-39	TO-39
package instruction	CYLINDRICAL, O-MBCY-W3	CYLINDRICAL, O-MBCY-W3	CYLINDRICAL, O-MBCY-W3
Contacts	3	3	3
Reach Compliance Code	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99
Factory Lead Time	24 weeks	24 weeks	24 weeks
Maximum collector current (IC)	5 A	5 A	5 A
Collector-emitter maximum voltage	100 V	100 V	100 V
Configuration	SINGLE	SINGLE	SINGLE
Minimum DC current gain (hFE)	40	40	40
JEDEC-95 code	TO-39	TO-39	TO-39
JESD-30 code	O-MBCY-W3	O-MBCY-W3	O-MBCY-W3
Number of components	1	1	1
Number of terminals	3	3	3
Maximum operating temperature	200 °C	200 °C	200 °C
Package body material	METAL	METAL	METAL
Package shape	ROUND	ROUND	ROUND
Package form	CYLINDRICAL	CYLINDRICAL	CYLINDRICAL
Polarity/channel type	PNP	PNP	PNP
Maximum power dissipation(Abs)	10 W	10 W	10 W
Certification status	Qualified	Qualified	Qualified
Guideline	MIL-19500/561	MIL-19500/561	MIL-19500/561
surface mount	NO	NO	NO
Terminal form	WIRE	WIRE	WIRE
Terminal location	BOTTOM	BOTTOM	BOTTOM
transistor applications	SWITCHING	SWITCHING	SWITCHING
Transistor component materials	SILICON	SILICON	SILICON
Nominal transition frequency (fT)	30 MHz	30 MHz	30 MHz
Maximum off time (toff)	2020 ns	2020 ns	2020 ns
Maximum opening time (tons)	200 ns	200 ns	200 ns
Base Number Matches	-	1	1

Recommended Resources

Primary circuit diagram of a factory's power system

HT-6P20 series circuit-a

A co-located stereo amplifier circuit powered by positive and negative symmetrical power supplies

Hen egg laying sound circuit

LTC1044 application example voltage doubler converter

Electronic mouse trap circuit

Looking for the chip manufacturer of ZY1310T: This is the main transmitter chip in an HDMI wireless transceiver. The silk-screen model is ZY1310T. It should be a domestic chip, but no relevant information was found online....; littleshrimp Domestic Chip Exchange

Verilog implementation of TEA encryption algorithm: //Encryption algorithm void EncryptTEA(unsigned int *firstChunk, unsigned int *secondChunk, unsigned int* key) 2 { 3 unsigned int y = *firstChunk; 4 unsigned int z = *secondChunk; 5 unsigned int sum =...; 尼克万 FPGA/CPLD

Thank you for having you + all the forum masters: Dear experts, thank you for your resources and schematics. The design ideas have given us great inspiration. We are learning all the way, from a novice to a rookie, and from a rookie to a junior. We c...; JohnMatthrew Talking

Live: EEWorld & Lenovo Industrial Intelligent Development Board Lee SBC Technology Salon (Shenzhen, today 13:00-16:00): Event time: Today 13:00-16:00 {:1_102:}[font=微软雅黑][size=4]Today 13:00-16:00, Lenovo, a leading global smart device manufacturer, will meet with EEWorld Shenzhen netizens on the second floor of WAKEUP ...; nmg Talking

What are isolated digital inputs?: Although isolated digital inputs and digital isolators sound similar, there are actually some significant differences between them. After reading this article, hopefully you will be able to easily tel...; qwqwqw2088 Analogue and Mixed Signal

Design of impedance matching network for broadband antenna: Antennas are devices that transmit or receive electromagnetic waves. The quality of matching directly affects the antenna's standing wave ratio (SWR) and antenna efficiency, and even determines the su...; Jacktang RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components