CGS862U100R4C6NN datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> CGS862U100R4C6NN

CGS862U100R4C6NN: DescriptionCAP,AL2O3,8.6MF,100VDC,10% -TOL,75% +TOL; CategoryPassive components capacitor; File Size507KB，7 Pages; ManufacturerCDE [ CORNELL DUBILIER ELECTRONICS ]; Environmental Compliance

Download Datasheet Parametric View All

CGS862U100R4C6NN Overview

CAP,AL2O3,8.6MF,100VDC,10% -TOL,75% +TOL

CGS862U100R4C6NN Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	CDE [ CORNELL DUBILIER ELECTRONICS ]
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
capacitance	8600 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
diameter	35.381 mm
dielectric materials	ALUMINUM
ESR	29 mΩ
length	106.143 mm
Manufacturer's serial number	CGS(NON-POLAR)
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package form	Screw Ends
polarity	NON-POLARIZED
positive tolerance	75%
Rated (DC) voltage (URdc)	100 V
ripple current	6500 mA
series	CGS(NON-POLAR)
Terminal pitch	12.7 mm

Preview

Download Datasheet

View All

Type CGS

High-Cap Screw Terminal Aluminum Electrolytic Capacitor

High CV, Screw Terminal Capacitors

Type CGS screw terminal, aluminum electrolytic ca-

pacitors have a high CV rating and are suitable for use

in most demanding applications requiring high current

filtering or energy storage.

Highlights

•

High CV rating

High current filtering

Screw terminal

Specifications

75 to 1,500,000 µF

6.3 to 500 WVdc

–10% +75% (6.3 - 150 WVdc)

–10% +50% (200 - 450 WVdc)

Operating Temperature:

–40 ºC to +85 ºC

Ripple Current Multipliers:

Ambient Temperature

Capacitance Range:

Voltage Range:

Capacitance Tolerance:

+45 ºC

2.24

Complies with the EU Directive

2002/95/EC requirement

restricting the use of Lead (Pb),

Mercury (Hg), Cadmium (Cd),

Hexavalent chromium (Cr(VI)),

PolyBrominated Biphenyls (PBB)

and PolyBrominated Diphenyl

Ethers (PBDE).

+55 ºC

2.00

+65 ºC

1.73

+75 ºC

1.41

+85 ºC

1.00

Rated

Voltage

16 to 150

200 to 500

60 Hz

0.9

1.0

Ripple Multiplier

120 Hz

300 Hz

1.15

1.25

1000 Hz

1.25

1.40

10 kHz

1.30

1.50

DC Leakage Current:

Click here to see: Hardware & Mounting

Options

QA Stability Test:

Click here to see: Mechanical Details

I = .006 √ CV

Not to exceed 6.0 mA max. after 5 minutes

C = Capacitance in µF

V = Rated Voltage

I = Leakage current in mA

Apply WVdc for 2000 h @ 85 ºC

• Capacitance change ± 10% from initial limits

• DC leakage current: 200% of limit

• ESR: 175% of limit

Typical Performance Curves

CDE Cornell Dubilier • 1605 E. Rodney French Blvd. • New Bedford, MA 02744 • Phone: (508)996-8561 • Fax: (508)996-3830 • www.cde.com

Recommended Resources

Dual-frequency oscillation circuit diagram composed of audio decoder

Asynchronous generator capacitor overvoltage protection circuit

Voice-activated music lantern circuit (1)

Optical sensor circuit diagram that is insensitive to ambient light

C650 lathe electrical wiring diagram circuit

OPC circuit

[GD32E503 Review] Part 2: Environment Setup: 1. Introduction I received the board a while ago. I've been a bit busy recently, so I took some time tonight to write a review of the environment setup. The environment setup is relatively simple. It ...; w494143467 Domestic Chip Exchange

TL TMS320C6748 Development Board User Manual: This manual is written based on the development environment of Chuanglong TMS320C6748 development board. It provides detailed and reliable process prompts and step-by-step instructions. Precautions ar...; Tronlong818 Download Centre

RL leading phase shift circuit, RL lagging phase shift circuit: There are two types of RL phase shift circuits: leading phase shift circuit and lagging phase shift circuit. Both of these phase shift circuits utilize the phase characteristics between the current an...; tiankai001 Analog electronics

TMS320C6748_UART(2) - Initialization Configuration: 1. UART structure　　UART2 input clock is PLL1_SYSCLK2, PLL1_SYSCLK2 is PLL1_SYSCLK1 divided by 2, the frequency of PLL1_SYSCLK1 is 456MHz by default, the PLL clock tree is as shown in the figure:(Guide...; fish001 DSP and ARM Processors

The basic working principle of the hydraulic brake system using hydroforming technology: [i=s]This post was last edited by Xingdiyuan Machinery on 2019-8-6 14:28[/i]Speed has given cars new life, but today, our cars still cannot reach the ultimate speed. Why is this? With current technolo...; 兴迪源机械 Industrial Control Electronics

Light-up Bubble Clock Using ESP8266: From: https://www.instructables.com/id/Glowin ... y-ESP8266/The "Glowing Bubble Clock" displays time and patterns through bubbles in the liquid. Unlike the LED matrix display, the slowly drifting, glo...; dcexpert DIY/Open Source Hardware

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components