74AHC08; 74AHCT08
Quad 2-input AND gate
Rev. 4 — 26 May 2020
Product data sheet
1. General description
The 74AHC08; 74AHCT08 are quad 2-input AND gates. Inputs are overvoltage tolerant. This
feature allows the use of these devices as translators in mixed voltage environments.
2. Features and benefits
•
•
Wide supply voltage range from 2.0 V to 5.5 V
Input levels:
•
For 74AHC08: CMOS level
•
For 74AHCT08: TTL level
Balanced propagation delays
All inputs have a Schmitt-trigger action
Overvoltage tolerant inputs to 5.5 V
High noise immunity
CMOS low power dissipation
ESD protection:
•
HBM EIA/JESD22-A114E exceeds 2000 V
•
MM EIA/JESD22-A115-A exceeds 200 V
•
CDM EIA/JESD22-C101C exceeds 1000 V
Latch-up performance exceeds 100 mA per JESD 78 Class II Level A
Multiple package options
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
•
•
•
•
•
•
•
•
•
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range Name
74AHC08D
74AHCT08D
74AHC08PW
74AHCT08PW
74AHC08BQ
74AHCT08BQ
-40 °C to +125 °C
-40 °C to +125 °C
TSSOP14
-40 °C to +125 °C
SO14
Description
plastic small outline package; 14 leads;
body width 3.9 mm
Version
SOT108-1
plastic thin shrink small outline package; 14 leads; SOT402-1
body width 4.4 mm
SOT762-1
DHVQFN14 plastic dual in-line compatible thermal
enhanced very thin quad flat package; no leads;
14 terminals; body 2.5 × 3 × 0.85 mm
Nexperia
74AHC08; 74AHCT08
Quad 2-input AND gate
4. Functional diagram
1
2
4
1Y
2Y
3Y
4Y
mna222
&
3
1
2
4
5
9
10
12
13
1A
1B
2A
2B
3A
3B
4A
4B
3
6
8
11
&
5
9
10
12
13
mna223
6
&
8
A
&
11
B
Y
mna221
Fig. 1.
Logic symbol
Fig. 2.
IEC logic symbol
Fig. 3.
Logic diagram (one gate)
5. Pinning information
5.1. Pinning
74AHC08
74AHCT08
74AHC08
74AHCT08
1A
1B
1Y
2A
2B
2Y
GND
1
2
3
4
5
6
7
aaa-031693
terminal 1
index area
1B
14 V
CC
13 4B
12 4A
11 4Y
10 3B
9
8
3A
3Y
2
3
4
5
6
7
GND
14 V
CC
1
1A
13 4B
12 4A
11 4Y
1Y
2A
2B
2Y
GND
(1)
8
10 3B
9
3A
3Y
aaa-031694
Transparent top view
Fig. 4.
Pin configuration SOT108-1 (SO14) and
SOT402-1 (TSSOP14)
(1) This is not a ground pin. There is no electrical or
mechanical requirement to solder the pad. In case
soldered, the solder land should remain floating or
connected to GND
Fig. 5.
Pin configuration SOT762-1 (DHVQFN14)
5.2. Pin description
Table 2. Pin description
Symbol
1A, 2A, 3A, 4A
1B, 2B, 3B, 4B
1Y, 2Y, 3Y, 4Y
GND
V
CC
Pin
1, 4, 9, 12
2, 5, 10, 13
3, 6, 8, 11
7
14
Description
data inputs
data inputs
data outputs
ground (0 V)
supply voltage
74AHC_AHCT08
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 4 — 26 May 2020
2 / 12
Nexperia
74AHC08; 74AHCT08
Quad 2-input AND gate
6. Functional description
Table 3. Function selection
H = HIGH voltage level; L = LOW voltage level; X = don’t care
Input
nA
L
X
H
nB
X
L
H
Output
nY
L
L
H
7. Limiting values
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
V
I
I
IK
I
OK
I
O
I
CC
I
GND
T
stg
P
tot
[1]
[2]
Parameter
supply voltage
input voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
Conditions
Min
-0.5
-0.5
Max
+7.0
+7.0
-
±20
±25
75
-
+150
500
Unit
V
V
mA
mA
mA
mA
mA
°C
mW
V
I
< -0.5 V
V
O
< -0.5 V or V
O
> V
CC
+ 0.5 V
V
O
= -0.5 V to (V
CC
+ 0.5 V)
[1]
[1]
-20
-
-
-
-75
-65
T
amb
= -40 °C to +125 °C
[2]
-
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
For SOT108-1 (SO14) package: P
tot
derates linearly with 10.1 mW/K above 100 °C.
For SOT402-1 (TSSOP14) package: P
tot
derates linearly with 7.3 mW/K above 81 °C.
For SOT762-1 (DHVQFN14) package: P
tot
derates linearly with 9.6 mW/K above 98 °C.
8. Recommended operating conditions
Table 5. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
CC
V
I
V
O
T
amb
Δt/ΔV
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and V
CC
= 3.3 V ± 0.3 V
fall rate
V
CC
= 5.0 V ± 0.5 V
Conditions
Min
2.0
0
0
-40
-
-
74AHC08
Typ
5.0
-
-
+25
-
-
Max
5.5
5.5
V
CC
+125
100
20
Min
4.5
0
0
-40
-
-
74AHCT08
Typ
5.0
-
-
+25
-
-
Max
5.5
5.5
V
CC
+125
-
20
V
V
V
°C
ns/V
ns/V
Unit
74AHC_AHCT08
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 4 — 26 May 2020
3 / 12
Nexperia
74AHC08; 74AHCT08
Quad 2-input AND gate
9. Static characteristics
Table 6. Static characteristics
Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
74AHC08
V
IH
HIGH-level
input voltage
V
CC
= 2.0 V
V
CC
= 3.0 V
V
CC
= 5.5 V
V
IL
LOW-level
input voltage
V
CC
= 2.0 V
V
CC
= 3.0 V
V
CC
= 5.5 V
V
OH
V
I
= V
IH
or V
IL
HIGH-level
output voltage
I
O
= -50 μA; V
CC
= 2.0 V
I
O
= -50 μA; V
CC
= 3.0 V
I
O
= -50 μA; V
CC
= 4.5 V
I
O
= -4.0 mA; V
CC
= 3.0 V
I
O
= -8.0 mA; V
CC
= 4.5 V
V
OL
V
I
= V
IH
or V
IL
LOW-level
output voltage
I
O
= 50 μA; V
CC
= 2.0 V
I
O
= 50 μA; V
CC
= 3.0 V
I
O
= 50 μA; V
CC
= 4.5 V
I
O
= 4.0 mA; V
CC
= 3.0 V
I
O
= 8.0 mA; V
CC
= 4.5 V
I
I
I
CC
C
I
input leakage
current
V
I
= 5.5 V or GND;
V
CC
= 0 V to 5.5 V
1.5
2.1
3.85
-
-
-
1.9
2.9
4.4
2.58
3.94
-
-
-
-
-
-
-
-
-
-
-
-
-
-
2.0
3.0
4.5
-
-
0
0
0
-
-
-
-
3.0
-
-
-
0.5
0.9
1.65
-
-
-
-
-
0.1
0.1
0.1
0.36
0.36
0.1
2.0
10
1.5
2.1
3.85
-
-
-
1.9
2.9
4.4
2.48
3.8
-
-
-
-
-
-
-
-
-
-
-
0.5
0.9
1.65
-
-
-
-
-
0.1
0.1
0.1
0.44
0.44
1.0
20
10
1.5
2.1
3.85
-
-
-
1.9
2.9
4.4
2.4
3.7
-
-
-
-
-
-
-
-
-
-
-
0.5
0.9
1.65
-
-
-
-
-
0.1
0.1
0.1
0.55
0.55
2.0
40
10
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
μA
μA
pF
Conditions
Min
25 °C
Typ
Max
-40 °C to +85 °C
Min
Max
-40 °C to +125 °C Unit
Min
Max
supply current V
I
= V
CC
or GND; I
O
= 0 A;
V
CC
= 5.5 V
input
capacitance
HIGH-level
input voltage
LOW-level
input voltage
V
CC
= 4.5 V to 5.5 V
V
CC
= 4.5 V to 5.5 V
74AHCT08
V
IH
V
IL
V
OH
2.0
-
-
-
-
0.8
2.0
-
-
0.8
2.0
-
-
0.8
V
V
V
I
= V
IH
or V
IL
; V
CC
= 4.5 V
HIGH-level
output voltage
I
O
= -50 μA
I
O
= -8.0 mA
V
I
= V
IH
or V
IL
; V
CC
= 4.5 V
LOW-level
output voltage
I
O
= 50 μA
I
O
= 8.0 mA
input leakage
current
V
I
= 5.5 V or GND;
V
CC
= 0 V to 5.5 V
4.4
3.94
-
-
-
-
4.5
-
0
-
-
-
-
-
0.1
0.36
0.1
2.0
4.4
3.8
-
-
-
-
-
-
0.1
0.44
1.0
20
4.4
3.7
-
-
-
-
-
-
0.1
0.55
2.0
40
V
V
V
V
μA
μA
V
OL
I
I
I
CC
supply current V
I
= V
CC
or GND; I
O
= 0 A;
V
CC
= 5.5 V
74AHC_AHCT08
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 4 — 26 May 2020
4 / 12
Nexperia
74AHC08; 74AHCT08
Quad 2-input AND gate
Conditions
Min
-
25 °C
Typ
-
Max
1.35
-40 °C to +85 °C
Min
-
Max
1.5
-40 °C to +125 °C Unit
Min
-
Max
1.5
mA
Symbol Parameter
ΔI
CC
additional
per input pin;
supply current V
I
= V
CC
- 2.1 V; I
O
= 0 A;
other pins at V
CC
or GND;
V
CC
= 4.5 V to 5.5 V
input
capacitance
C
I
-
3.0
10
-
10
-
10
pF
10. Dynamic characteristics
Table 7. Dynamic characteristics
GND = 0 V; For test circuit see
Fig. 7.
Symbol Parameter
74AHC08
t
pd
propagation
delay
nA, nB to nY; see
Fig. 6
V
CC
= 3.0 V to 3.6 V
C
L
= 15 pF
C
L
= 50 pF
V
CC
= 4.5 V to 5.5 V
C
L
= 15 pF
C
L
= 50 pF
C
PD
power
C
L
= 50 pF; f
i
= 1 MHz;
dissipation
V
I
= GND to V
CC
capacitance
propagation
delay
nA, nB to nY; see
Fig. 6
V
CC
= 4.5 V to 5.5 V
C
L
= 15 pF
C
L
= 50 pF
C
PD
power
C
L
= 50 pF; f
i
= 1 MHz;
dissipation
V
I
= GND to V
CC
capacitance
[3]
-
-
-
3.2
4.2
12.0
6.9
7.9
-
1.0
1.0
-
8.0
9.0
-
1.0
1.0
-
9.0
10.0
-
ns
ns
pF
[3]
-
-
3.0
4.2
10.0
5.9
7.9
-
1.0
1.0
-
7.0
9.0
-
1.0
1.0
-
7.5
10.0
-
ns
ns
pF
-
-
4.0
5.6
8.8
12.3
1.0
1.0
10.5
14
1.0
1.0
11.0
15.5
ns
ns
[2]
Conditions
Min
25 °C
Typ[1] Max
-40 °C to +85 °C
Min
Max
-40 °C to +125 °C Unit
Min
Max
74AHCT08
t
pd
[2]
[1]
[2]
[3]
Typical values are measured at nominal supply voltage (V
CC
= 3.3 V and V
CC
= 5.0 V).
t
pd
is the same as t
PLH
and t
PHL
.
C
PD
is used to determine the dynamic power dissipation (P
D
in μW).
2
2
P
D
= C
PD
x V
CC
x f
i
x N + Σ(C
L
x V
CC
x f
o
) where:
f
i
= input frequency in MHz, f
o
= output frequency in MHz
C
L
= output load capacitance in pF
V
CC
= supply voltage in Volts
N = number of inputs switching
2
Σ(C
L
x V
CC
x f
o
) = sum of the outputs.
74AHC_AHCT08
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 4 — 26 May 2020
5 / 12
京公网安备 11010802033920号
EEWORLD
