CHT-7474-CSOIC16-T datasheet, PDF

Datasheet> All Categories > logic> logic> CHT-7474-CSOIC16-T

CHT-7474-CSOIC16-T: DescriptionD Flip-Flop, TTL/H/L Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, TTL, CDSO16, HERMETIC SEALED, CERAMIC, SOIC-16; Categorylogic logic; File Size273KB，11 Pages; ManufacturerCissoid S A; Environmental Compliance

Download Datasheet Parametric Compare View All

CHT-7474-CSOIC16-T Overview

D Flip-Flop, TTL/H/L Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, TTL, CDSO16, HERMETIC SEALED, CERAMIC, SOIC-16

CHT-7474-CSOIC16-T Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Cissoid S A
Parts packaging code	SOIC
package instruction	SOIC-16
Contacts	16
Reach Compliance Code	unknown
ECCN code	EAR99
series	TTL/H/L
JESD-30 code	R-CDSO-G16
JESD-609 code	e4
length	10.45 mm
Logic integrated circuit type	D FLIP-FLOP
Number of digits	1
Number of functions	2
Number of terminals	16
Output polarity	COMPLEMENTARY
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
propagation delay (tpd)	45 ns
Maximum seat height	2.365 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	2.97 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	TTL
Terminal surface	GOLD
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	7.45 mm
minfmax	16 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

The Leader in High Temperature

Semiconductor Solutions

CHT-7474 DATASHEET

High-Temperature, Dual D-Flip-Flop

General Description

The CHT-7474 is a dual positive-edge-

triggered D type Flip-flop. Data on the D

input is transferred to the output on a rising

edge of the clock impulse.

Rn and Sn are asynchronous reset and set.

On a low state, they operate on the outputs

regardless of the other inputs.

This circuit is designed assuring latchup-

free operation for all supply and tempera-

ture conditions.

The CHT-7474 can operate with supply

voltages from 3.3 to 5V (±10%).

Revision: 03.3

1-Oct-12

(Last Modified Date)

Features



Qualified from -55 to +225°C (Tj)

3.3 to 5V (±10%) supply voltages

Latchup-free at any supply and tem-

perature condition

Validated at 225°C for 30000 hours

(CDIL14) and 20000 hours (CSOIC16)

(and still on-going)



Available in DIL14and CSOIC16 her-

metic standard package

Applications



Well logging,

Automotive, Aeronautics & Aerospace

Harsh Environments

Package and Pin Configuration

DIL14

Rn1

Sn1

Qn1

VSS

Symbol

RN1

SN1

QN1

GND

QN2

SN2

RN2

VDD

Description

Reset of D-flip-flop 1

Input of D-flip-flop 1

Clock pulse of D-flip-flop 1

Set of D-flip-flop 1

Output of D-flip-flop 1

Inverted output of D-flip-flop 1

Circuit core ground terminal.

Inverted output of D-flip-flop 2

Output of D-flip-flop 2

Set of D-flip-flop 2

Clock pulse of D-flip-flop 2

Input of D-flip-flop 2

Reset of D-flip-flop 2

Circuit core power supply terminal.

VDD

Rn2

Sn2

Qn2

PUBLIC

Doc. DS-080211 V03.3

WWW.CISSOID.COM

1 of 11

CHT-7474-CSOIC16-T Related Products

	CHT-7474-CSOIC16-T	CHT-7474-CDIL14-T
Description	D Flip-Flop, TTL/H/L Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, TTL, CDSO16, HERMETIC SEALED, CERAMIC, SOIC-16	D Flip-Flop, TTL/H/L Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, TTL, CDIP16, HERMETIC SEALED, CERAMIC, DIP-16
Is it Rohs certified?	conform to	conform to
Maker	Cissoid S A	Cissoid S A
Parts packaging code	SOIC	DIP
package instruction	SOIC-16	DIP,
Contacts	16	16
Reach Compliance Code	unknown	unknown
series	TTL/H/L	TTL/H/L
JESD-30 code	R-CDSO-G16	R-CDIP-T16
JESD-609 code	e4	e4
length	10.45 mm	18.99 mm
Logic integrated circuit type	D FLIP-FLOP	D FLIP-FLOP
Number of digits	1	1
Number of functions	2	2
Number of terminals	16	16
Output polarity	COMPLEMENTARY	COMPLEMENTARY
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	SOP	DIP
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED
propagation delay (tpd)	45 ns	45 ns
Maximum seat height	2.365 mm	3.36 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V
Minimum supply voltage (Vsup)	2.97 V	2.97 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V
surface mount	YES	NO
technology	TTL	TTL
Terminal surface	GOLD	GOLD
Terminal form	GULL WING	THROUGH-HOLE
Terminal pitch	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED
Trigger type	POSITIVE EDGE	POSITIVE EDGE
width	7.45 mm	7.62 mm
minfmax	16 MHz	16 MHz
Base Number Matches	1	1

Recommended Resources

X-Class CMOS sensor, do you know it?

DC relay delay pull-in circuit

Light controlled oscillator circuit

Broadband multivibrator circuit diagram

Intermittent operation control circuit diagram

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components