EEWORLDEEWORLDEEWORLD

Part Number

Search

70V9369L9PF

Description
TQFP-100, Tray
Categorystorage    storage   
File Size492KB,18 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

70V9369L9PF Online Shopping

Suppliers Part Number Price MOQ In stock  
70V9369L9PF - - View Buy Now

70V9369L9PF Overview

TQFP-100, Tray

70V9369L9PF Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeTQFP
package instruction20 X 14 MM, 1.6 MM HEIGHT, TQFP-100
Contacts100
Manufacturer packaging codePN100
Reach Compliance Codenot_compliant
ECCN code3A991.B.2.B
Maximum access time9 ns
Other featuresFLOW-THROUGH OR PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)66 MHz
I/O typeCOMMON
JESD-30 codeR-PQFP-G100
JESD-609 codee0
length20 mm
memory density294912 bit
Memory IC TypeDUAL-PORT SRAM
memory width18
Humidity sensitivity level3
Number of functions1
Number of ports2
Number of terminals100
word count16384 words
character code16000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize16KX18
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Encapsulate equivalent codeQFP100,.63SQ,20
Package shapeRECTANGULAR
Package formFLATPACK, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)240
power supply3.3 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum standby current0.005 A
Minimum standby current3 V
Maximum slew rate0.225 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationQUAD
Maximum time at peak reflow temperature20
width14 mm
Base Number Matches1
HIGH-SPEED 3.3V 16K x 18
SYNCHRONOUS PIPELINED
DUAL-PORT STATIC RAM
Features:
70V9369L
True Dual-Ported memory cells which allow simultaneous
access of the same memory location
High-speed clock to data access
– Commercial: 9ns (max.)
Low-power operation
– IDT70V9369L
Active: 500mW (typ.)
Standby: 1.5mW (typ.)
Flow-Through or Pipelined output mode on either port via
the
FT/PIPE
pins
Counter enable and reset features
Dual chip enables allow for depth expansion without
additional logic
Full synchronous operation on both ports
– 4ns setup to clock and 1ns hold on all control, data, and
address inputs
– Data input, address, and control registers
– Fast 9ns clock to data out in the Pipelined output mode
– Self-timed write allows fast cycle time
– 15ns cycle time, 67MHz operation in Pipelined output mode
Separate upper-byte and lower-byte controls for
multiplexed bus and bus matching compatibility
LVTTL- compatible, single 3.3V (±0.3V) power supply
Available in a 100-pin Thin Quad Flatpack (TQFP)
Green parts available, see ordering information
Functional Block Diagram
R/
W
L
UB
L
CE
0L
R/
W
R
UB
R
CE
0R
CE
1L
LB
L
OE
L
1
0
0/1
1
0
0/1
CE
1R
LB
R
OE
R
FT
/PIPE
L
0/1
1b 0b
b a
1a 0a
0a 1a
a
0b 1b
b
0/1
FT
/PIPE
R
I/O
9L
-I/O
17L
I/O
0L
-I/O
8L
I/O
9R
-I/O
17R
I/O
Control
I/O
Control
I/O
0R
-I/O
8R
A
13R
Counter/
Address
Reg.
MEMORY
ARRAY
Counter/
Address
Reg.
A
0R
CLK
R
A
13L
A
0L
CLK
L
ADS
L
CNTEN
L
CNTRST
L
ADS
R
CNTEN
R
CNTRST
R
5648 drw 01
NOVEMBER 2019
1
©2019 Integrated Device Technology, Inc.
DSC-5648/7

70V9369L9PF Related Products

70V9369L9PF 70V9369L12PF 70V9369L9PFG8 70V9369L6PF
Description TQFP-100, Tray TQFP-100, Tray TQFP-100, Reel TQFP-100, Tray
Brand Name Integrated Device Technology Integrated Device Technology Integrated Device Technology Integrated Device Technology
Is it lead-free? Contains lead Contains lead Lead free Contains lead
Is it Rohs certified? incompatible incompatible conform to incompatible
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code TQFP TQFP TQFP TQFP
package instruction 20 X 14 MM, 1.6 MM HEIGHT, TQFP-100 20 X 14 MM, 1.6 MM HEIGHT, TQFP-100 QFF, 20 X 14 MM, 1.6 MM HEIGHT, TQFP-100
Contacts 100 100 100 100
Manufacturer packaging code PN100 PN100 PNG100 PN100
Reach Compliance Code not_compliant not_compliant compliant not_compliant
ECCN code 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B
JESD-30 code R-PQFP-G100 R-PQFP-G100 S-PQFP-F100 R-PQFP-G100
JESD-609 code e0 e0 e3 e0
length 20 mm 20 mm 14 mm 20 mm
memory density 294912 bit 294912 bit 294912 bit 294912 bit
Memory IC Type DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM
memory width 18 18 18 18
Humidity sensitivity level 3 3 3 3
Number of functions 1 1 1 1
Number of terminals 100 100 100 100
word count 16384 words 16384 words 16384 words 16384 words
character code 16000 16000 16000 16000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C
organize 16KX18 16KX18 16KX18 16KX18
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LQFP LQFP QFF LQFP
Package shape RECTANGULAR RECTANGULAR SQUARE RECTANGULAR
Package form FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE FLATPACK FLATPACK, LOW PROFILE
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) 240 240 260 240
Maximum seat height 1.6 mm 1.6 mm 1.6 mm 1.6 mm
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES
technology CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15) Matte Tin (Sn) - annealed Tin/Lead (Sn85Pb15)
Terminal form GULL WING GULL WING FLAT GULL WING
Terminal pitch 0.65 mm 0.65 mm 0.5 mm 0.65 mm
Terminal location QUAD QUAD QUAD QUAD
Maximum time at peak reflow temperature 20 20 NOT SPECIFIED 20
width 14 mm 14 mm 14 mm 14 mm
Maximum access time 9 ns 12 ns - 6.5 ns
Other features FLOW-THROUGH OR PIPELINED ARCHITECTURE FLOW-THROUGH OR PIPELINED ARCHITECTURE - FLOW-THROUGH OR PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK) 66 MHz 50 MHz - 100 MHz
I/O type COMMON COMMON - COMMON
Number of ports 2 2 - 2
Output characteristics 3-STATE 3-STATE - 3-STATE
Encapsulate equivalent code QFP100,.63SQ,20 QFP100,.63SQ,20 - QFP100,.63SQ,20
power supply 3.3 V 3.3 V - 3.3 V
Certification status Not Qualified Not Qualified - Not Qualified
Maximum standby current 0.005 A 0.005 A - 0.005 A
Minimum standby current 3 V 3 V - 3 V
Maximum slew rate 0.225 mA 0.205 mA - 0.35 mA
Base Number Matches 1 1 1 -

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号