CAT1023JE-25 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Power/power management> The power supply circuit> CAT1023JE-25

CAT1023JE-25: Description1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8, SOIC-8; CategoryPower/power management The power supply circuit; File Size203KB，21 Pages; ManufacturerON Semiconductor; Websitehttp://www.onsemi.cn

Download Datasheet Parametric View All

CAT1023JE-25 Overview

1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8, SOIC-8

CAT1023JE-25 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	SOIC
package instruction	SOP,
Contacts	8
Reach Compliance Code	compliant
ECCN code	EAR99
Adjustable threshold	NO
Analog Integrated Circuits - Other Types	POWER SUPPLY MANAGEMENT CIRCUIT
JESD-30 code	R-PDSO-G8
JESD-609 code	e0
length	4.9 mm
Number of channels	1
Number of functions	1
Number of terminals	8
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	240
Certification status	Not Qualified
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	3.9 mm
Base Number Matches	1

Preview

Download Datasheet

View All

CAT1021, CAT1022, CAT1023

Supervisory Circuits with I

C Serial 2k-bit CMOS

EEPROM, Manual Reset and Watchdog Timer

FEATURES

Precision Power Supply Voltage Monitor

— 5 V, 3.3 V and 3 V systems

— Five threshold voltage options

Watchdog Timer

Active High or Low Reset

— Valid reset guaranteed at V

= 1 V

400 kHz I

C Bus

2.7 V to 5.5 V Operation

Low power CMOS technology

16-Byte Page Write Buffer

Built-in inadvertent write protection

— WP pin (CAT1021)

1,000,000 Program/Erase cycles

Manual Reset Input

100 year data retention

Industrial and extended temperature ranges

8-pin DIP, SOIC, TSSOP, MSOP or TDFN

(3 x 3 mm foot-print) packages

— TDFN max height is 0.8 mm

DESCRIPTION

The CAT1021, CAT1022 and CAT1023 are complete

memory and supervisory solutions for microcontroller-

based systems. A 2k-bit serial EEPROM memory and a

system power supervisor with brown-out protection are

integrated together in low power CMOS technology.

Memory interface is via a 400 kHz I

C bus.

The CAT1021 and CAT1023 provide a precision V

sense circuit and two open drain outputs: one (RESET)

¯¯¯¯¯¯

drives high and the other (RESET) drives low whenever

falls below the reset threshold voltage. The

¯¯¯¯¯¯

CAT1022 has only a RESET output and does not have

a Write Protect input. The CAT1021 also has a Write

Protect input (WP). Write operations are disabled if WP

is connected to a logic high.

All supervisors have a 1.6 second watchdog timer circuit

that resets a system to a known state if software or a

hardware glitch halts or “hangs” the system. For the

CAT1021 and CAT1022, the watchdog timer monitors

the SDA signal. The CAT1023 has a separate watchdog

timer interrupt input pin, WDI.

The power supply monitor and reset circuit protect

memory and system controllers during power up/down

and against brownout conditions. Five reset threshold

voltages support 5 V, 3.3 V and 3 V systems. If power

supply voltages are out of tolerance reset signals

become active, preventing the system microcontroller,

ASIC or peripherals from operating. Reset signals

become inactive typically 200 ms after the supply voltage

exceeds the reset threshold level. With both active high

and low reset signals, interface to microcontrollers and

¯¯¯¯¯¯

other ICs is simple. In addition, the RESET pin or a

separate input, ¯¯¯, can be used as an input for push-

button manual reset capability.

The on-chip, 2k-bit EEPROM memory features a 16-byte

page. In addition, hardware data protection is provided

by a V

sense circuit that prevents writes to memory

whenever V

falls below the reset threshold or until V

reaches the reset threshold during power up.

Available packages include an 8-pin DIP and surface

mount 8-pin SO, 8-pin TSSOP, 8-pin TDFN and 8-pin

MSOP packages. The TDFN package thickness is

0.8mm maximum. TDFN footprint options are 3 x 3mm.

For Ordering Information details, see page 19.

Characteristics subject to change without notice

Doc. No. MD-3009 Rev. P

Recommended Resources

non-diode rectifier

3 and 1/2 LCD (liquid crystal) digital display (DMS-20LCD)

Reactance shunt excitation circuit

7805 voltage regulator circuit diagram

FSK modulation and power line interface circuits

CMOS system power interface-AC switch circuit diagram

KiCad calculates wire resistance and current passing through: Is there any better calculation tool than this one?...; btty038 PCB Design

Optimizing DSP Power Budget by Adjusting Voltage Regulators: System-level power conservation and power budget optimization are key to many applications. For example, data center operators strive to control energy consumption, portable device designers seek to r...; Jacktang DSP and ARM Processors

Rapoo Multi-mode Bluetooth Mouse M600 Disassembly: Because the feel of the Xiaomi Bluetooth mouse is too bad, especially the scroll wheel button, which makes my fingers easily tired, I recently replaced it with the Rapoo Multi-mode Bluetooth Mouse M60...; dcexpert Making friends through disassembly

[Sipeed LicheeRV 86 Panel Review] 11- Audio Recording and Playback Test: 1 ALSA audio tools under Linux ALSA (Advanced Linux Sound Architecture) is the mainstream audio structure on Linux https://www.alsa-project.org/wiki/Main_PageCommonly used ALSA tools include:arecord: ...; DDZZ669 Domestic Chip Exchange

Reduce the allegro brd layout file version from 17.2 to 16.6: [i=s] This post was last edited by yepeda on 2019-5-5 17:26 [/i] [color=#000][backcolor=rgb(252, 252, 252)][font="]Due to the strict restrictions on cadence versions, once upgraded to a higher version...; yepeda PCB Design

UWB Market Outlook: In his latest report, "Ultra Wideband Market Analysis 2021", Giorgio Zanella, a market analyst at Techno Systems Research, said that the current UWB (ultra wideband) market we often discuss consists o...; 兰博 RF/Wirelessly

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components