EEWORLDEEWORLDEEWORLD

Part Number

Search

CX41ZJ-10.000MHZ

Description
HCMOS/TTL Output Clock Oscillator, 10MHz Nom, HERMETIC SEALED, RESISTANCE WELDED, GULLWING, DIP-8/4
CategoryPassive components    oscillator   
File Size158KB,1 Pages
ManufacturerCal Crystal Lab Inc / Comclok Inc
Websitehttps://www.transko.com
Download Datasheet Parametric View All

CX41ZJ-10.000MHZ Overview

HCMOS/TTL Output Clock Oscillator, 10MHz Nom, HERMETIC SEALED, RESISTANCE WELDED, GULLWING, DIP-8/4

CX41ZJ-10.000MHZ Parametric

Parameter NameAttribute value
Reach Compliance Codecompliant
maximum descent time6 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
Installation featuresSURFACE MOUNT
Nominal operating frequency10 MHz
Oscillator typeHCMOS/TTL
Output load10 TTL, 15 pF
physical size13.2mm x 13.2mm x 6.1mm
longest rise time6 ns
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
maximum symmetry60/40 %
Base Number Matches1
Dual HCMOS / TTL
14 & 8 pin DIP
CX 1 1 A F - 10.000MHz - R
Frequency
Tolerance
1 .... 100ppm
2 .... 50ppm
3 .... 25ppm
4 .... 20ppm
CX Series
Frequency
Size / Option
RoHS Option
* Blank No Option
R ... RoHS Compliant
RoHs
Compliant
F.... Full Size
H ... Half Size
I ..... Gullwing Full Size
J .... Gullwing Half Size Option A
R ... Gullwing Half Size Option B
Symmetry
1 .... 60/40
2 .... 45/55
3 .... 47.5/52.5
A.... 0
O
C to +70
O
C
B.... -20
O
C to +70
O
C
C ... -40
O
C to +85
O
C
D ... -10
O
C to +50
O
C
E.... -20
O
C to +60
O
C
F .... -10
O
C to +70
O
C
Z .... Other
Operating Temperature
Features of the CX series clock oscillator:
RoHS compliant available
5VDC
Industry standard (14 & 8 pin dip compatible)
Fast rise and fall times
Case ground for low EMI
Hermetically sealed / resistance welded
Wide frequency range
Drives Either HCMOS or TTL Loads
CX
MODEL
FREQUENCY RANGE
FREQUENCY STABILITY
OPERATING TEMP. RANGE
STORAGE TEMPERATURE
SUPPLY VOLTAGE
CURRENT CONSUMPTION
10.0 kHz ~ 23.999 MHz
24.000 ~ 69.000 MHz
15mA Max.
30mA Max.
10.0 kHz ~ 69.99 MHz
70.000 MHz ~ 160.000 MHz
±100ppm Standard, Optional Tolerances Available
0ºC ~ 70ºC Standard, Extended Tolerances Available
-55
O
C ~ +125
O
C
+5.0 VDC ±10%
70.000 ~ 99.999 MHz
100.000 ~ 129.999 MHz
130.000 ~ 160.000 MHz
30mA Max.
35mA Max.
40mA Max.
SYMMETRY
LOGIC “1” & “0”
RISE/FALL TIME (T
R
,T
F
)
OUTPUT LOAD
Aging
40/60% @ 50% Vcc Standard, Optional Tolerances Available
Logic “1” = 4.5VDC Min. / Logic “0” = 0.5VDC Max.
6 nS max
10 TTL Max. / 15pF
< 5ppm per year
3 nS Max.
2 TTL Max. / 15pF
Full size
0.820
(20.8)
Comclok
Half size
0.520
(13.2)
Comclok
T
R
T
F
Logic “1”
80% Vcc
0.520
(13.2)
0.520
(13.2)
50% Vcc
Logic “0”
20% Vcc
60/40%
100%
Full Size CX (14 pin)
#1
N.C.
GND
OUTPUT
Half Size CX (8 pin)
#1
#4
#5
#8
N.C.
GND
OUTPUT
+5.0 VDC ±10%
0.0VDC
0.031
(0.8)
Dot denotes pin 1 location
0.031
0.255
(0.8)
(6.10)
0.255
(6.10)
0.200
0.018
(0.45)
(5.08)
0.200
0.018
(0.45)
(5.08)
0.600
(15.24)
1
14
7
8
inch
(mm)
0.300
(7.62)
0.300
(7.62)
1
8
4
5
0.300
(7.62)
#7
#8
Insulated stand-offs
# 14 +5.0 VDC ±10%
15302 Bolsa Chica Street, Huntington Beach, CA 92649
Ph: 714-991-1580 / 800-333-9825 Fax: 714-491-9825
www.calcrystal.com
e-mail: sales@calcrystal.com
Ver. 2.2 0806
Development of FPGA Industry
I have been paying attention to FPGA technology recently. In the past, it was mainly 8-bit/32-bit MCU applications and ARM. I don’t know much about FPGA application technology and the market. Those wh...
Fred_1977 Talking
What is the function of the ATMLH911 chip? I searched the Internet for a long time but couldn't find any information. See the attached picture for the actual product.
What is the function of the ATMLH911 chip? I searched the Internet for a long time but couldn't find any information. See the attached picture for the actual product....
深圳小花 MCU
[RISC-V MCU CH32V103 Review] - 1: From PDF to Studio
[i=s]This post was last edited by MianQi on 2021-1-22 11:57[/i]Qinheng's materials are well done, with clear titles and clear boundaries. Opening a copy of the CH32V103 Data Sheet, the line spacing an...
MianQi Domestic Chip Exchange
Allwinner chip Tina Linux modify UART pins, UART port (1)
#### Scenario 1: Also using UART0, need to change from PF2, PF4 to PE2, PE4 1. Modify `sys_config.fex` (serial port of BOOT0 and Uboot) The path of `sys_config.fex` is `uart_debug_port` in `device/con...
aleksib Domestic Chip Exchange
Playing with Zynq Serial 9 - Using GIT for project backup and version management 1
1 GIT software installation and initialization settings 1.1 Software Installation Double-click " TortoiseGit-1.8.5.0-64bit.msi " to install it. Use all default options. Double-click " GitExtensions244...
ove学习使我快乐 FPGA/CPLD
Huawei "High-Speed Digital Circuit Design Textbook"
...
李强980702 Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号