EEWORLDEEWORLDEEWORLD

Part Number

Search

CPPLT8T-A7BP-FREQ1PD

Description
TTL Output Clock Oscillator, 1MHz Min, 40MHz Max
CategoryPassive components    oscillator   
File Size3MB,5 Pages
ManufacturerCardinal Components
Environmental Compliance  
Download Datasheet Parametric View All

CPPLT8T-A7BP-FREQ1PD Overview

TTL Output Clock Oscillator, 1MHz Min, 40MHz Max

CPPLT8T-A7BP-FREQ1PD Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompliant
Other featuresTRI-STATE OUTPUT; TUBE
maximum descent time4 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee3
Manufacturer's serial numberCPPL
Installation featuresSURFACE MOUNT
Maximum operating frequency40 MHz
Minimum operating frequency1 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeTTL
Output load50 pF
physical size14mm x 9.8mm x 4.7mm
longest rise time4 ns
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Base Number Matches1
CARDINAL
COMPONENTS
Field Programmable Blank Oscillator
within seconds
Can be programmed twice
Provides a sealed finished custom oscillator
Standard Package Options
Ultra low jitter @ 1 million samples
Power down and Tri-State options
Programmed with the PG-2000P, PG-3000 field oscillator programming instrument
Series CPPL
Part Numbering Example: CPPL C 1 L Z - A5 B6 - XX.XXXX TS
CPPL
C
1
L
Z
A5
B6
XX.XXXX
TS
OPERATING TEMP.
FREQUENCY TRI-STATE
SERIES OUTPUT PACKAGE STYLE VOLTAGE ADDED FEATURES
STABILITY
1.000~133.000 TS = Tri-State
Blank = 5V Blank = Bulk
Blank = 0°C +70°C B6 = ±100 ppm
CPPL C = CMOS 1 = Full Size
MHz
A5
= -20°C +70°C BP = ±50 ppm
T
= Tube
T = TTL 4 = Half Size
PD=PowerDwn
L = 3.3 V
+25 ppm
BR =
Z
= Tape and Reel A7
= -40°C +85°C
5 = 3.2X5 Ceramic
7 = 5X7 Ceramic
8 = PLASTIC SMD
8B = PLASTIC SMD
Specifications:
Description
Frequency Range:
Programmable to Any Discrete
Frequency
Available Stability Options:
Min
1.000
Typ
Max
133.000
Unit
MHz
-100
-50
-25
4.5
3.0
0
-20
-40
-55
5.0
3.3
100
50
25
5.5
3.6
+70
+70
+85
+125
±5
ppm
ppm
ppm
V
V
°C
°C
°C
°C
Programmable Input Voltage:
(1–133 MHz)
(1–100 MHz)
Operating Temperature
Range Options:
Storage Temperature:
Aging (PPM/Year)
Ta=25C, Vdd=5/3.3V
Programmable Output Level:
Packaging:
TTL/CMOS
Tape and Reel (1K per Reel)
Tube
Bulk Shipping
Operating Load Conditions:
Description
Vdd
C
TTL
Supply Voltage
Max Capacitive Load on outputs for TTL levels
4.5V–5.5V Vdd < 40 MH
Z
4.5V–5.5V Vdd > 40–133 MH
Z
Max Capacitive Load on outputs for CMOS levels
4.5V–5.5V Vdd, < 66 MHz
4.5V–5.5V Vdd, >66–133 MHz
3.0V–3.6V Vdd, < 40 MHz
3.0V–3.6V Vdd, >40–100 MHz
Min
3.0
Max
5.5
50
25
50
25
30
15
Unit
V
pF
pF
pF
pF
pF
pF
C
CMOS
155 Route 46 West
Wayne, NJ 07470
Rev: C-090414-11
Cardinal Components, Inc.
O-49
TEL:
(973)785-1333
E-MAIL: sales@cardinalxtal.com
WEB: http://www.cardinalxtal.com
Are the amplitudes of common-mode interference signals different? The results found online are different.
And I am more abstract, isn't it just an interference signal, how can the size be compared? Common mode signal can be understood as two wires to ground??? Is it like Figure 1???...
西里古1992 Analog electronics
When it comes to setting up a development environment, do manufacturers need to put in more effort? Or do developers need more knowledge?
I recently participated in the evaluation of more than a dozen development boards. Along the way, my computer hard drive was full, I was confused about where to find the desktop IDE, I built N develop...
lugl4313820 Talking
I would like to ask, the output waveform of the power amplifier is more than 180 degrees out of phase with the input waveform. What is going on?
The input waveform starts at 0 degrees, but the output becomes 180 degrees. What's going on? Thank you....
justbxz RF/Wirelessly
Why can't I change my password?
Why can't I change my forum password?...
mymyhope Suggestions & Announcements
AD+FPGA+asynchronous FIFO+CMI+SPI code
I'm working on a project recently, and the code progress is limited. I hope some experts can help me. Paid is also acceptable. The specific requirements are that the FPGA collects 4 channels of 12-bit...
贰月玖 FPGA/CPLD
I would like to ask a question about PAD. What is the use of setting LAYER to KEEPOUT layer?
I would like to ask a question about PAD. What is the use of setting LAYER to KEEPOUT layer?...
一沙一世 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号