ABL3-FREQ-R40-N-3-Y-F-QXX-P datasheet, PDF

ABL3-FREQ-R40-N-3-Y-F-QXX-P: DescriptionParallel - Fundamental Quartz Crystal, 24MHz Min, 50MHz Max; CategoryPassive components Crystal/resonator; File Size2MB，1 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ABL3-FREQ-R40-N-3-Y-F-QXX-P Overview

Parallel - Fundamental Quartz Crystal, 24MHz Min, 50MHz Max

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
Other features	FOAM; AT CUT
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	100 µW
frequency stability	0.003%
frequency tolerance	25 ppm
load capacitance	18 pF
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	50 MHz
Minimum operating frequency	24 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-30 °C
physical size	L11.5XB5XH2 (mm)/L0.453XB0.2XH0.079 (inch)
Series resistance	40 Ω
surface mount	NO
Base Number Matches	1

Thank you for being there + looking forward to EEWORLD in 2020: Thank you. 2019 is coming to an end. Thanks to the EEWORLD website platform, which offers many technical seminars for manufacturers. As a technician in a small city on the northeastern border, I am ve...; htwdb Talking

1. Unboxing & First Experience with Integrated Development Environment CDK: [i=s]This post was last edited by dql2016 on 2022-2-21 20:27[/i]First of all, I would like to thank EEworld and Pingtou Ge for organizing this event. This is my first time to come into contact with a ...; dql2016 XuanTie RISC-V Activity Zone

Solutions to core issues in PCB design: [align=left][color=rgb(62, 62, 62)][font=Optima-Regular, PingFangTC-light]【Jie Duo Bang PCB】Printed Circuit Board (PCB) design refers to designing schematic drawings, conducting circuit layout, and pr...; jdbpcb00 PCB Design

Playing with Zynq Serial 38——[ex57] Zynq AXI HP bus bandwidth test: 1 OverviewWhat is the performance of the AXI HP bus used for interaction between PL and DDR3 ? Can the throughput meet our application? Must all four channels be used simultaneously? Or should only on...; ove学习使我快乐 FPGA/CPLD

Discussion about littleFS in Micropython official forum: Discussion on the pros and cons of littleFS on the MicroPython official forum:littlefs - advantagesdisadvantages...; dcexpert MicroPython Open Source section

[GD32E231 DIY Contest] (Part 3): TIMER2_CH1 PWM output: [i=s]This post was last edited by lising on 2019-5-14 18:20[/i] [size=3]The main purpose of this experiment is to prepare for the later actual combat. The user button "KEY" on the GD32E231C_START eval...; lising GD32 MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components