EEWORLDEEWORLDEEWORLD

Part Number

Search

8752CY

Description
PLL Based Clock Driver, 8752 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PQFP32, 7 X 7 MM, 1.60 MM HEIGHT, MS-026, LQFP-32
Categorylogic    logic   
File Size136KB,14 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

8752CY Overview

PLL Based Clock Driver, 8752 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PQFP32, 7 X 7 MM, 1.60 MM HEIGHT, MS-026, LQFP-32

8752CY Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Parts packaging codeQFP
package instructionLQFP, QFP32,.35SQ,32
Contacts32
Reach Compliance Codenot_compliant
ECCN codeEAR99
Other featuresALSO OPERATES AT 3.3V SUPPLY
series8752
Input adjustmentMUX
JESD-30 codeS-PQFP-G32
JESD-609 codee0
length7 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
Humidity sensitivity level3
Number of functions1
Number of inverted outputs
Number of terminals32
Actual output times8
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Encapsulate equivalent codeQFP32,.35SQ,32
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius)240
power supply2.5/3.3 V
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.09 ns
Maximum seat height1.6 mm
Maximum supply voltage (Vsup)2.625 V
Minimum supply voltage (Vsup)2.375 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
Maximum time at peak reflow temperature20
width7 mm
minfmax240 MHz
Base Number Matches1
ICS8752
L
OW
S
KEW
, 1-
TO
-8
LVCMOS C
LOCK
M
ULTIPLIER
/Z
ERO
D
ELAY
B
UFFER
G
ENERAL
D
ESCRIPTION
The ICS8752 is a low voltage, low skew LVCMOS clock
generator. With output frequencies up to 240MHz, the
ICS8752 is targeted for high performance clock applcations.
Along with a fully integrated PLL, the ICS8752 contains
frequency configurable outputs and an external feedback
input for regenerating clocks with “zero delay”.
Dual clock inputs, CLK0 and CLK1, support redundant clock
applications. The CLK_SEL input determines which refer-
ence clock is used. The output divider values of Bank A and
B are controlled by the DIV_SELA0:1, and DIV_SELB0:1,
respectively.
For test and system debug purposes, the PLL_SEL input
allows the PLL to be bypassed. When HIGH, the MR/nOE
input resets the internal dividers and forces the outputs to
the high impedance state.
The low impedance LVCMOS outputs of the ICS8752 are
designed to drive terminated transmission lines. The
effective fanout of each output can be doubled by
utilizing the ability of each output to drive two series
terminated transmission lines.
F
EATURES
Fully integrated PLL
Eight LVCMOS outputs, 7Ω typical output impedance
Selectable LVCMOS CLK0 or CLK1 inputs for
redundant clock applications
Input/Output frequency range: 18.33MHz to 240MHz
at V
CC
= 3.3V ± 5%
VCO range: 220MHz to 480MHz
External feedback for “zero delay” clock regeneration
Cycle-to-cycle jitter: 75ps (maximum),
(all outputs are the same frequency)
Output skew: 100ps (maximum)
Bank skew: 55ps (maximum)
Full 3.3V or 2.5V supply voltage
0°C to 70°C ambient operating temperature
Available in both standard and lead-free RoHS-compliant
packages
B
LOCK
D
IAGRAM
PLL_SEL
PLL
FB_IN
CLK0
0
CLK1
1
CLK_SEL
DIV_SELA1
DIV_SELA0
00
01
10
11
PHASE
DETECTOR
VCO
1
0
÷2
÷4
÷6
÷8
÷12
00
01
10
11
P
IN
A
SSIGNMENT
PLL_SEL
GND
GND
V
DDO
QB3
QB2
V
DD
nc
32 31 30 29 28 27 26 25
QA0
QA1
QA2
QA3
DIV_SELB0
DIV_SELB1
DIV_SELA0
DIV_SELA1
MR/nOE
CLK0
QB0
QB1
QB2
QB3
CLK_SEL
V
DDA
V
DD
CLK1
GND
QA0
QA1
V
DDO
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16
24
23
22
GND
QB1
QB0
V
DDO
V
DDO
QA3
QA2
GND
ICS8752
21
20
19
18
17
GND
FB_IN
DIV_SELB1
DIV_SELB0
MR/nOE
32-Lead LQFP
7mm x 7mm x 1.4mm package body
Y package
Top View
8752CY
www.idt.com
1
REV. C JULY 2, 2010

8752CY Related Products

8752CY 8752CYT
Description PLL Based Clock Driver, 8752 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PQFP32, 7 X 7 MM, 1.60 MM HEIGHT, MS-026, LQFP-32 PLL Based Clock Driver, 8752 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PQFP32, 7 X 7 MM, 1.60 MM HEIGHT, MS-026, LQFP-32
Is it lead-free? Contains lead Contains lead
Is it Rohs certified? incompatible incompatible
Parts packaging code QFP QFP
package instruction LQFP, QFP32,.35SQ,32 LQFP, QFP32,.35SQ,32
Contacts 32 32
Reach Compliance Code not_compliant not_compliant
ECCN code EAR99 EAR99
Other features ALSO OPERATES AT 3.3V SUPPLY ALSO OPERATES AT 3.3V SUPPLY
series 8752 8752
Input adjustment MUX MUX
JESD-30 code S-PQFP-G32 S-PQFP-G32
JESD-609 code e0 e0
length 7 mm 7 mm
Logic integrated circuit type PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
Humidity sensitivity level 3 3
Number of functions 1 1
Number of terminals 32 32
Actual output times 8 8
Maximum operating temperature 70 °C 70 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LQFP LQFP
Encapsulate equivalent code QFP32,.35SQ,32 QFP32,.35SQ,32
Package shape SQUARE SQUARE
Package form FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius) 240 240
power supply 2.5/3.3 V 2.5/3.3 V
Certification status Not Qualified Not Qualified
Same Edge Skew-Max(tskwd) 0.09 ns 0.09 ns
Maximum seat height 1.6 mm 1.6 mm
Maximum supply voltage (Vsup) 2.625 V 2.625 V
Minimum supply voltage (Vsup) 2.375 V 2.375 V
Nominal supply voltage (Vsup) 2.5 V 2.5 V
surface mount YES YES
technology CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15)
Terminal form GULL WING GULL WING
Terminal pitch 0.8 mm 0.8 mm
Terminal location QUAD QUAD
Maximum time at peak reflow temperature 20 20
width 7 mm 7 mm
minfmax 240 MHz 240 MHz
【DFRobot motor driver】+ unboxing and testing
1. Thanks to DFRobot ( http://www.dfrobot.com.cn/goods-1317.html?tdsourcetag=s_pcqq_aiomsg) for providing the EEWorld evaluation activity . This review demonstrates the effects of various control meth...
北方 Motor Drive Control(Motor Control)
EEWORLD University ---- Analog Electronic Circuits
Analog Electronic Circuits : https://training.eeworld.com.cn/course/67736Weekend Lab Analog Electronic Circuit Video Tutorial...
抛砖引玉 Analog electronics
【GD32450I-EVAL】+ 07 Camera full screen display test
[i=s]This post was last edited by DDZZ669 on 2020-10-6 14:54[/i]The board is equipped with an OV2640 camera, whose maximum pixel size is 1600*1200. The size of the LCD screen on the board is 480*272. ...
DDZZ669 GD32 MCU
Recycling Huawei switches and Huawei routers at reasonable prices, safe and reliable, privacy and confidentiality
[align=left]Recycle Huawei switches, recycle Huawei routers, recycle Huawei firewalls, recycle Huawei motherboards, recycle Huawei servers, recycle Huawei modules[/align][align=left]HUAWEI switch recy...
cisco66666 Buy&Sell
Implementation of MSP430F5438A interrupt system
1. MSP430F5438A has three timers: TA0, TA1 and TB0. 2. CCR0 has a separate interrupt vector with the highest priority. Other CCR1--CCR5 share a common interrupt vector. 33. Interrupt vector: #define T...
火辣西米秀 Microcontroller MCU
【GD32E503 Review 03】 Porting FreeRTOS to GD32E503 in 5 minutes
[i=s]This post was last edited by caizhiwei on 2021-1-19 22:17[/i]1. By utilizing the powerful functions of MDK5, FreeRTOS can be quickly ported. First, open the Pack toolkit of MDK and check the Free...
caizhiwei Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号