M1AFS1500-QNG256ES datasheet, PDF

Datasheet> All Categories > semiconductor> Programmable logic devices> M1AFS1500-QNG256ES

M1AFS1500-QNG256ES: DescriptionFPGA, 600000 GATES, PBGA256; Categorysemiconductor Programmable logic devices; File Size10MB，318 Pages; ManufacturerActel; Websitehttp://www.actel.com/

Download Datasheet Parametric View All

M1AFS1500-QNG256ES Overview

FPGA, 600000 GATES, PBGA256

M1AFS1500-QNG256ES Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	256
Maximum operating temperature	85 Cel
Minimum operating temperature	-40 Cel
Maximum supply/operating voltage	1.58 V
Minimum supply/operating voltage	1.42 V
Rated supply voltage	1.5 V
Processing package description	1 MM PITCH, GREEN, FBGA-256
Lead-free	Yes
EU RoHS regulations	Yes
state	ACTIVE
Craftsmanship	CMOS
packaging shape	SQUARE
Package Size	GRID array, low PROFILE
surface mount	Yes
Terminal form	BALL
Terminal spacing	1 mm
terminal coating	tin silver copper
Terminal location	BOTTOM
Packaging Materials	Plastic/Epoxy
Temperature level	INDUSTRIAL
organize	600000 doors
Programmable logic type	FIELD PROGRAMMABLE GATE array
Number of equivalent gate circuits	600000

Preview

Download Datasheet

View All

Preliminary v1.7

Actel Fusion Mixed-Signal FPGAs

Family with Optional ARM

Support

Features and Benefits

High-Performance Reprogrammable Flash

Technology

•

Advanced 130-nm, 7-Layer Metal, Flash-Based CMOS Process

Nonvolatile, Retains Program when Powered Off

Live at Power-Up (LAPU) Single-Chip Solution

350 MHz System Performance

– Frequency: Input 1.5–350 MHz, Output 0.75–350 MHz

Low Power Consumption

• Single 3.3 V Power Supply with On-Chip 1.5 V Regulator

• Sleep and Standby Low Power Modes

In-System Programming (ISP) and Security

• Secure ISP with 128-Bit AES via JTAG

• FlashLock

to Secure FPGA Contents

Embedded Flash Memory

• User Flash Memory – 2 Mbits to 8 Mbits

– Configurable 8-, 16-, or 32-Bit Datapath

– 10 ns Access in Read-Ahead Mode

• 1 kbit of Additional FlashROM

Advanced Digital I/O

• 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation

• Bank-Selectable I/O Voltages – Up to 5 Banks per Chip

• Single-Ended

I/O

Standards:

LVTTL,

LVCMOS

3.3 V / 2.5 V /1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X, and

LVCMOS 2.5 V / 5.0 V Input

• Differential I/O Standards: LVPECL, LVDS, BLVDS, and M-LVDS

– Built-In I/O Registers

– 700 Mbps DDR Operation

• Hot-Swappable I/Os

• Programmable Output Slew Rate, Drive Strength, and Weak

Pull-Up/Down Resistor

• Pin-Compatible Packages across the Fusion Family

Integrated A/D Converter (ADC) and Analog I/O

•

Up to 12-Bit Resolution and up to 600 ksps

Internal 2.56 V or External Reference Voltage

ADC: Up to 30 Scalable Analog Input Channels

High-Voltage Input Tolerance: –10.5 V to +12 V

Current Monitor and Temperature Monitor Blocks

Up to 10 MOSFET Gate Driver Outputs

– P- and N-Channel Power MOSFET Support

– Programmable 1, 3, 10, 30 µA and 20 mA Drive Strengths

• ADC Accuracy is Better than 1%

SRAMs and FIFOs

• Variable-Aspect-Ratio 4,608-Bit SRAM Blocks (×1, ×2, ×4, ×9,

and ×18 organizations available)

• True Dual-Port SRAM (except ×18)

• Programmable Embedded FIFO Control Logic

On-Chip Clocking Support

•

Internal 100 MHz RC Oscillator (accurate to 1%)

Crystal Oscillator Support (32 kHz to 20 MHz)

Programmable Real-Time Counter (RTC)

6 Clock Conditioning Circuits (CCCs) with 1 or 2 Integrated

PLLs

– Phase Shift, Multiply/Divide, and Delay Capabilities

Soft ARM7™ Core Support in M7 and M1 Fusion Devices

• ARM Cortex™-M1 (without debug), CoreMP7Sd (with

debug) and CoreMP7S (without debug)

Fusion Family

Fusion Devices

ARM-Enabled

Fusion Devices

CoreMP7

Cortex-M1

AFS090

AFS250

M1AFS250

AFS600

M7AFS600

M1AFS600

600,000

13,824

Yes

108

172

AFS1500

M1AFS1500

1,500,000

38,400

Yes

270

252

System Gates

Tiles (D-flip-flops)

Secure (AES) ISP

General

Information

PLLs

Globals

Flash Memory Blocks (2 Mbits)

Total Flash Memory Bits

Memory

FlashROM Bits

RAM Blocks (4,608 bits)

RAM kbits

Analog Quads

Analog Input Channels

Analog and I/Os

Gate Driver Outputs

I/O Banks (+ JTAG)

Maximum Digital I/Os

Analog I/Os

90,000

2,304

Yes

250,000

6,144

Yes

114

Notes:

1. Refer to the

CoreMP7

datasheet for more information.

2. Refer to the

Cortex-M1

product brief for more information.

October 2008

1 – Fusion Device Family Overview

Introduction

The Actel Fusion

mixed-signal FPGA satisfies the demand from system architects for a device that

simplifies design and unleashes their creativity. As the world’s first mixed-signal programmable

logic family, Fusion integrates mixed-signal analog, flash memory, and FPGA fabric in a monolithic

device. Actel Fusion devices enable designers to quickly move from concept to completed design

and then deliver feature-rich systems to market. This new technology takes advantage of the

unique properties of Actel flash-based FPGAs, including a high-isolation, triple-well process and the

ability to support high-voltage transistors to meet the demanding requirements of mixed-signal

system design.

Actel Fusion mixed-signal FPGAs bring the benefits of programmable logic to many application

areas, including power management, smart battery charging, clock generation and management,

and motor control. Until now, these applications have only been implemented with costly and

space-consuming discrete analog components or mixed-signal ASIC solutions. Actel Fusion mixed-

signal FPGAs present new capabilities for system development by allowing designers to integrate a

wide range of functionality into a single device, while at the same time offering the flexibility of

upgrades late in the manufacturing process or after the device is in the field. Actel Fusion devices

provide an excellent alternative to costly and time-consuming mixed-signal ASIC designs. In

addition, when used in conjunction with the Actel or ARM-based soft MCU core, Actel Fusion

technology represents the definitive mixed-signal FPGA platform.

Flash-based Fusion devices are live at power-up. As soon as system power is applied and within

normal operating specifications, Fusion devices are working. Fusion devices have a 128-bit flash-

based lock and industry-leading AES decryption, used to secure programmed intellectual property

(IP) and configuration data. Actel Fusion devices are the most comprehensive single-chip analog

and digital programmable logic solution available today.

To support this new ground-breaking technology, Actel has developed a series of major tool

innovations to help maximize designer productivity. Implemented as extensions to the popular

Actel Libero

Integrated Design Environment (IDE), these new tools allow designers to easily

instantiate and configure peripherals within a design, establish links between peripherals, create

or import building blocks or reference designs, and perform hardware verification. This tool suite

will also add comprehensive hardware/software debug capability as well as a suite of utilities to

simplify development of embedded soft-processor-based solutions.

General Description

The Actel Fusion family, based on the highly successful ProASIC

3 and ProASIC3E Flash FPGA

architecture, has been designed as a high-performance, programmable, mixed-signal platform. By

combining an advanced flash FPGA core with flash memory blocks and analog peripherals, Fusion

devices dramatically simplify system design and, as a result, dramatically reduce overall system cost

and board space.

The state-of-the-art flash memory technology offers high-density integrated flash memory blocks,

enabling savings in cost, power, and board area relative to external flash solutions, while providing

increased flexibility and performance. The flash memory blocks and integrated analog peripherals

enable true mixed-mode programmable logic designs. Two examples are using an on-chip soft

processor to implement a fully functional Flash MCU and using high-speed FPGA logic to offer

system and power supervisory capabilities. Live at power-up and capable of operating from a single

3.3 V supply, the Fusion family is ideally suited for system management and control applications.

The devices in the Fusion family are categorized by FPGA core density. Each family member

contains many peripherals, including flash memory blocks, an analog-to-digital-converter (ADC),

high-drive outputs, both RC and crystal oscillators, and a real-time counter (RTC). This provides the

Pr e li m i n a ry v1 . 7

1-1

Recommended Resources

simple timer

Gongtai GT-JDG2 through-core protection circuit

Constant current source circuit diagram using 78XX

Phone call counter

TDA2822D power amplifier circuit

14. Power supply circuit diagram of AST MPX-2 color display

How to add hard interrupt to DSP/BIO in DM6437: The interrupt system of 64+ is different from the previous ones. The interrupt is based on events. The entire hardware CPU receives 15 interrupts, but the interrupt source can support up to 128. 64+ r...; 灞波儿奔 Microcontroller MCU

Six sharings of power supply design experience: 1. Ferrite Magnetic Amplifier in Flyback Power Supply　　For a dual-output flyback power supply that provides real power at both outputs (5V 2A and 12V 3A, both can achieve ± 5% regulation), when the vo...; Aguilera Analogue and Mixed Signal

DSP28335 pwm program dead zone experiment: main function: #include "DSP2833x_Device.h"// DSP2833x Headerfile Include File #include "DSP2833x_Examples.h"// DSP2833x Examples Include File Uint16*ExRamStart = (Uint16 *)0x100000; void EPwmSetup();...; 灞波儿奔 DSP and ARM Processors

BLDC motor driver based on STM32F030+L6230 (FOC5.2 library): program+schematic diagram+BOM and other open source sharing: [i=s]This post was last edited by music_586 on 2018-12-28 21:00[/i] [align=center][font=Tahoma][size=5][color=#000000]Based on STM32F030+L6230 (FOC5.2 library) BLDC motor driver: program + schematic +...; music_586 Motor Drive Control（Motor Control）

Connecting a TVS in parallel to the input of the DCDC chip as protection will limit the power input range. Is there any good solution?: For example, the maximum input voltage of the DCDC power chip is 65V, and a TVS tube is connected in parallel at the input end for protection. The maximum clamping voltage of the TVS cannot exceed 65V...; ljjaizxf Analog electronics

Working Principle and Topology of Class D Amplifier: This article will explain the differences between the various types of audio amplifiers, detailing how Class D amplifiers work and showing how they improve efficiency and reduce power requirements and...; Jacktang Analogue and Mixed Signal

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components