SN54LV05AJ datasheet, PDF - EEWORLD Datasheet

SN54LV05AJ: DescriptionLV/LV-A/LVX/H SERIES, HEX 1-INPUT INVERT GATE, CDIP14, CERAMIC, DIP-14; Categorylogic logic; File Size112KB，6 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN54LV05AJ Overview

LV/LV-A/LVX/H SERIES, HEX 1-INPUT INVERT GATE, CDIP14, CERAMIC, DIP-14

Parameter Name	Attribute value
Parts packaging code	DIP
package instruction	DIP,
Contacts	14
Reach Compliance Code	unknown
series	LV/LV-A/LVX/H
JESD-30 code	R-GDIP-T14
length	19.56 mm
Logic integrated circuit type	INVERTER
Number of functions	6
Number of entries	1
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	OPEN-DRAIN
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
propagation delay (tpd)	19.5 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	7.62 mm
Base Number Matches	1

	SN54LV05AJ	SN74LV05ADGV
Description	LV/LV-A/LVX/H SERIES, HEX 1-INPUT INVERT GATE, CDIP14, CERAMIC, DIP-14	LV/LV-A/LVX/H SERIES, HEX 1-INPUT INVERT GATE, PDSO14, TVSOP-14
Parts packaging code	DIP	SOIC
package instruction	DIP,	TSSOP, TSSOP14,.25
Contacts	14	14
Reach Compliance Code	unknown	unknown
series	LV/LV-A/LVX/H	LV/LV-A/LVX/H
JESD-30 code	R-GDIP-T14	R-PDSO-G14
length	19.56 mm	4.4 mm
Logic integrated circuit type	INVERTER	INVERTER
Number of functions	6	6
Number of entries	1	1
Number of terminals	14	14
Maximum operating temperature	125 °C	85 °C
Minimum operating temperature	-55 °C	-40 °C
Output characteristics	OPEN-DRAIN	OPEN-DRAIN
Package body material	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY
encapsulated code	DIP	TSSOP
Package shape	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
propagation delay (tpd)	19.5 ns	19.5 ns
Certification status	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	1.2 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V
Minimum supply voltage (Vsup)	2 V	2 V
Nominal supply voltage (Vsup)	2.5 V	2.5 V
surface mount	NO	YES
technology	CMOS	CMOS
Temperature level	MILITARY	INDUSTRIAL
Terminal form	THROUGH-HOLE	GULL WING
Terminal pitch	2.54 mm	0.4 mm
Terminal location	DUAL	DUAL
width	7.62 mm	3.6 mm

What is the working principle of pneumatic solenoid valve? What are the classifications of pneumatic solenoid valves?: Solenoid valve is a kind of industrial equipment. Friends who work in the industrial field are familiar with solenoid valves. In order to improve your understanding of solenoid valves, this article wi...; scdd MCU

[SC8905 EVM Evaluation] + I2C communication between MCU and SC8905: After repeated tests, the I2C communication test between the microcontroller and the SC8905 evaluation board has been completely successful. I use the microcontroller to change the VBUS output voltage...; hujj Domestic Chip Exchange

Application of Mir MYC-YA15XC-T core board in LoRa smart gateway: Reprinted from: MYiR Against the backdrop of the rapid development of the digital economy, the Industrial Internet of Things has achieved leapfrog development in recent years, and intelligent industri...; okhxyyo Embedded System

Spectrum Analysis Series: 1dB Gain Compression Point Overview and Testing: Semiconductor devices are very dazzling stars in the modern electronic industry. They have made great progress in recent decades. With many advantages, they have been widely used in functional circuit...; ohahaha RF/Wirelessly

FPGA Tutorial Series: The FPGA tutorial series includes: 1) FPGA Design to Simplification 2) Modelsim FAQ Series 3) Playing with Zynq Series 4) Purgatory Legend Series Here, I would like to express my sincere gratitude to ...; 高进 FPGA/CPLD

Is there any brother who is familiar with the xinlix system and software after reverse recompiling?: Is there any brother who is familiar with the xinlix system and software after reverse recompiling? My current project needs it. If you are interested, please contact me!...; zbhdpx FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components