EEWORLDEEWORLDEEWORLD

Part Number

Search

531EB395M000DG

Description
LVPECL Output Clock Oscillator, 395MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531EB395M000DG Overview

LVPECL Output Clock Oscillator, 395MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EB395M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency395 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Sixth finger
From: https://www.instructables.com/id/The-Sixth-Finger/A sixth finger made with a flex sensor, Circuit Playground Express, and programmable with CircuitPython...
dcexpert MicroPython Open Source section
What exactly is UWB technology?
Recently, with the release of Apple AirTag, a new round of attention has been raised in the market for UWB technology. In fact, as early as the release of iPhone 11, Apple announced that all mobile ph...
alan000345 RF/Wirelessly
[NXP Rapid IoT Review] Rapid IoT Studio Simple Programming Step 3 Bluetooth Connection Control Test
[NXP Rapid IoT Review] Rapid IoT Studio Simple Programming Step 3 Bluetooth Connection Control Test 1. Open IDE. 2. Add Bluetooth connection control and three page controls. 3. Connect the Bluetooth c...
damiaa RF/Wirelessly
【GD32L233C-START Review】New Construction
[i=s]This post was last edited by paty on 2022-4-14 17:23[/i]1. Create a new project folder " GD32L233_Project ", the folder name can be arbitrary. 2. Create new folders named " Fwlib ", " Project ", ...
paty GD32 MCU
【AT-START-F403A Review】II. Exploration of Simulated Virtual Serial Port
In the last review, I installed a virtual serial port. Of course, it was installed automatically, not by my own will. At that time, I had a question mark in my mind, I thought, ATLINK can actually cre...
ddllxxrr Domestic Chip Exchange
Micro Web Application Framework Featherweb
Featherweb is a lean web application framework for MicroPython and esp8266 that requires very little RAM and resources to run. import featherweb import gcapp = featherweb.FeatherWeb()@app.route('/hell...
dcexpert MicroPython Open Source section

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号