5V49EE702NDGI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 5V49EE702NDGI

5V49EE702NDGI: DescriptionVFQFPN-28, Tube; Categorylogic logic; File Size553KB，35 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric View All

5V49EE702NDGI Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5V49EE702NDGI	-	-	View	Buy Now

5V49EE702NDGI Overview

VFQFPN-28, Tube

5V49EE702NDGI Parametric

Parameter Name	Attribute value
Brand Name	Integrated Device Technology
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	VFQFPN
package instruction	QFN-28
Contacts	28
Manufacturer packaging code	NDG28
Reach Compliance Code	compliant
ECCN code	EAR99
series	5V
Input adjustment	MUX
JESD-30 code	S-XQCC-N28
JESD-609 code	e3
length	4 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
Humidity sensitivity level	1
Number of functions	1
Number of inverted outputs
Number of terminals	28
Actual output times	6
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Package body material	UNSPECIFIED
encapsulated code	HVQCCN
Package shape	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.075 ns
Maximum seat height	1 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	NO LEAD
Terminal pitch	0.4 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	4 mm
minfmax	500 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

DATASHEET

EEPROM PROGRAMMABLE CLOCK GENERATOR

Description

The IDT5V49EE702 is a programmable clock generator

intended for high performance data-communications,

telecommunications, consumer, and networking

applications. There are four internal PLLs, each individually

programmable, allowing for four unique non-integer-related

frequencies. The frequencies are generated from a single

reference clock. The reference clock can come from one of

the two redundant clock inputs. Automatic or manual

switchover function allows any one of the redundant clocks

to be selected during normal operation.

The IDT5V49EE702 is in-system, programmable and can

be programmed through the use of I

C interface. An

internal EEPROM allows the user to save and restore the

configuration of the device without having to reprogram it on

power-up.

Each of the four PLLs has an 7-bit reference divider and a

12-bit feedback divider. This allows the user to generate

four unique non-integer-related frequencies. The PLL loop

bandwidth is programmable to allow the user to tailor the

PLL response to the application. For instance, the user can

tune the PLL parameters to minimize jitter generation or to

maximize jitter attenuation. Spread spectrum generation

and/or fractional divides are allowed on two of the PLLs.

There are a total of five 8-bit output dividers. Each output

bank can be configured to support LVTTL, LVPECL, LVDS

or HCSL logic levels. Out0 (Output 0) supports LVTTL

standard only. The outputs are connected to the PLLs via a

switch matrix. The switch matrix allows the user to route the

PLL outputs to any output bank. This feature can be used to

simplify and optimize the board layout. In addition, each

output's slew rate and enable/disable function is

programmable.

IDT5V49EE702

Features

•

Four internal PLLs

Internal non-volatile EEPROM

Fast (400kHz) mode I

C serial interface

Input frequency range: 1 MHz to 200 MHz

Output frequency range: 4.9 kHz to 500 MHz

Reference crystal input with programmable linear load

capacitance

– Crystal frequency range: 8 MHz to 50 MHz

•

Three independently controlled VDDO (1.8V - 3.3V)

•

Each PLL has a 7-bit reference divider and a 12-bit

feedback-divider

•

8-bit output-divider blocks

•

Fractional division capability on one PLL

•

Two of the PLLs support spread spectrum generation

capability

•

I/O Standards:

– Outputs - 1.8 - 3.3 V LVTTL/ LVCMOS

– Outputs - LVPECL, LVDS and HCSL

– Inputs - 3.3 V LVTTL/ LVCMOS

•

Programmable slew rate control

Programmable loop bandwidth

Programmable output inversion to reduce bimodal jitter

Redundant clock inputs with auto and manual switchover

options

Individual output enable/disable

Power-down mode

3.3V core V

Available in VFQFPN package

-40 to +85 C Industrial Temp operation

IDT®

EEPROM PROGRAMMABLE CLOCK GENERATOR

IDT5V49EE702

REV N 071015

Recommended Resources

Road ice alarm circuit diagram

Touch-type delay circuit using digital circuits (1)

Simple window detector circuit diagram

Typical application circuit diagram of LM396

Homemade MP3 player---[Classic design and production information]

CD4066 integrated circuit pin function diagram

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components