EEWORLDEEWORLDEEWORLD

Part Number

Search

XC6123D734ML

Description
Voltage Detector with Watchdog Function and ON/OFF Control (VDF=1.6V~5.0V)
File Size430KB,23 Pages
ManufacturerTOREX
Websitehttp://www.torex.co.jp/chinese/
Download Datasheet View All

XC6123D734ML Overview

Voltage Detector with Watchdog Function and ON/OFF Control (VDF=1.6V~5.0V)

XC6121/XC6122
XC6123/XC6124
Series
■GENERAL
DESCRIPTION
ETR0209-009
Voltage Detector with Watchdog Function and ON/OFF Control (V
DF
=1.6V~5.0V)
The XC6121/XC6122/XC6123/XC6124 series are groups of high-precision, low current consumption voltage detectors with
watchdog functions incorporating CMOS process technology. The series consist of a reference voltage source, delay circuit,
comparator, and output driver. With the built-in delay circuit, the XC6121/XC6122/XC6123/XC6124 series’ ICs do not require
any external components to output signals with release delay time. The output type is V
DFL
low when detected. With the
XC6121/XC6122/XC6123/XC6124 series’ ICs, the EN/ENB pin can control ON and OFF of the watchdog functions. By setting
the EN/ENB pin to low or high level, the watchdog function can be OFF while the voltage detector remains operation. Since
the EN/ENB pin of the XC6122 and XC6124 series is internally pulled up to the V
IN
pin or pulled down to the V
SS
pin, the ICs
can be used with the EN/ENB pin left open, when the watchdog functions is used. The detect voltages are internally fixed
1.6V ~ 5.0V in increments of 100mV, using laser trimming technology. Six watchdog timeout period settings are available in a
range from 50ms to 1.6s. Five release delay time settings are available in a range from 3.13ms to 400ms.
■APPLICATIONS
●Microprocessor
watchdog monitoring
and reset circuits
●Memory
battery backup circuits
●System
power-on reset circuits
●Power
failure detection
■FEATURES
Detect Voltage Range
Hysteresis Width
Operating Voltage Range
Detect Voltage Temperature
Characteristics
: +100ppm/
O
C (TYP.)
Output Configuration
: N-channel open drain
Watchdog Pin
: Watchdog input
If watchdog input maintains ‘H’
or ‘L’ within the watchdog
timeout period, a reset signal is
output from the RESETB pin.
EN/ENB Pin
: When the EN/ENB pin voltage is
set to low or high level, the
watchdog function is forced off.
Release Delay Time
: 400ms, 200ms, 100ms, 50ms,
3.13ms (TYP.)
Watchdog Timeout Period
: 1.6s, 800ms, 400ms, 200ms,
100ms, 50ms (TYP.)
Package
: SOT-25, USP-6C
: 1.6V ~ 5.0V, +2%
(100mV increments)
: V
DFL
x 5% (TYP.)
: 1.0V ~ 6.0V
■TYPICAL
APPLICATION CIRCUIT
■TYPICAL
PERFORMANCE
CHARACTERISTICS
●Supply
Current vs. Input Voltage
XC6121½XC6124(V
DF
=2.7V)
14.0
Ta=85℃
(μA)
Supply Current: I
SS
12.0
10.0
8.0
6.0
4.0
2.0
0
0
1
2
3
4
Input Voltage: V
IN
(V)
5
6
Ta=25℃
Ta=-40℃
1/23
TMS320C54x DSP/BIOS algorithm and data testing
You can use data stored in a PC file to create and test a simple algorithm, or you can use CCS's probe breakpoints, graphical displays, dynamic runs, and GEL files. 1 Open and view the project Open a ...
灞波儿奔 DSP and ARM Processors
[National Technology N32G457 Review] ML component control
[i=s]This post was last edited by jinglixixi on 2022-2-7 20:43[/i]N32G457 provides multiple serial ports for use. Providing these serial ports can greatly expand the functions of the development board...
jinglixixi Domestic Chip Exchange
[N32L43X Review] 4.Timer&MultiTimer Hardware Timer and Software Timer
N32 has rich timer resources There are two advanced timers (TIM1, TIM8) with PWM complementary output 5 normal timers (TIM2, TIM3, TIM4, TIM5, TIM9) 2 basic timers (TIM6, TIM7) There is also a low pow...
dyc1229 Domestic Chip Exchange
MSP430F5438A and LIS3DSH
As a novice, after many attempts, I still haven't built the necessary code and the understanding of the functions of lis3dsh. I'm here to ask the experts for help....
想做,我要做了 Integrated technical exchanges
Playing with Zynq Serial 47——[ex66] Image Histogram Equalization Processing of MT9V034 Camera
1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system.At the beginning of power-on, FPGA needs to initialize the register configuration o...
ove学习使我快乐 FPGA/CPLD
Anlu SparkRoad Development Board Review (6) Use of FIFO IP
FIFO IP in FPGA plays an important role as a buffer in data transmission. In particular, asynchronous FIFO can easily solve the problem of cross-clock synchronization.  TD provides FIFO IP resources, ...
cruelfox Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号