EEWORLDEEWORLDEEWORLD

Part Number

Search

GS8662R18BGD-400I

Description
Standard SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
Categorystorage    storage   
File Size1MB,35 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Environmental Compliance
Download Datasheet Parametric View All

GS8662R18BGD-400I Online Shopping

Suppliers Part Number Price MOQ In stock  
GS8662R18BGD-400I - - View Buy Now

GS8662R18BGD-400I Overview

Standard SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165

GS8662R18BGD-400I Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerGSI Technology
Parts packaging codeBGA
package instructionLBGA, BGA165,11X15,40
Contacts165
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Factory Lead Time8 weeks
Maximum access time0.45 ns
Other featuresPIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)400 MHz
I/O typeCOMMON
JESD-30 codeR-PBGA-B165
length15 mm
memory density75497472 bit
Memory IC TypeSTANDARD SRAM
memory width18
Number of functions1
Number of terminals165
word count4194304 words
character code4000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize4MX18
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Encapsulate equivalent codeBGA165,11X15,40
Package shapeRECTANGULAR
Package formGRID ARRAY, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply1.5/1.8,1.8 V
Certification statusNot Qualified
Maximum seat height1.4 mm
Minimum standby current1.7 V
Maximum slew rate0.635 mA
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width13 mm
Base Number Matches1
GS8662R08/09/18/36BD-400/350/333/300/250
165-Bump BGA
Commercial Temp
Industrial Temp
Features
• Simultaneous Read and Write SigmaDDR™ Interface
• Common I/O bus
• JEDEC-standard pinout and package
• Double Data Rate interface
• Byte Write (x36, x18 and x9) and Nybble Write (x8) function
• Burst of 4 Read and Write
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation with self-timed Late Write
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• IEEE 1149.1 JTAG-compliant Boundary Scan
• Pin-compatible with present 9Mb, 18Mb, 36Mb and 72Mb
devices
• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
72Mb SigmaDDR-II
TM
Burst of 4 SRAM
400 MHz–250 MHz
1.8 V V
DD
1.8 V and 1.5 V I/O
inputs, not differential inputs to a single differential clock input
buffer. The device also allows the user to manipulate the
output register clock inputs quasi independently with the C and
C clock inputs. C and C are also independent single-ended
clock inputs, not differential inputs. If the C clocks are tied
high, the K clocks are routed internally to fire the output
registers instead.
Each internal read and write operation in a SigmaDDR-II B4
RAM is four times wider than the device I/O bus. An input
data bus de-multiplexer is used to accumulate incoming data
before it is simultaneously written to the memory array. An
output data multiplexer is used to capture the data produced
from a single memory array read and then route it to the
appropriate output drivers as needed.
When a new address is loaded into a x18 or x36 version of the
part, A0 and A1 are used to initialize the pointers that control
the data multiplexer / de-multiplexer so the RAM can perform
"critical word first" operations. From an external address point
of view, regardless of the starting point, the data transfers
always follow the same linear sequence {00, 01, 10, 11} or
{01, 10, 11, 00} or {10, 11, 00, 01} or {11, 00, 01, 10} (where
the digits shown represent A1, A0).
Unlike the x18 and x36 versions, the input and output data
multiplexers of the x8 and x9 versions are not preset by
address inputs and therefore do not allow "critical word first"
operations. The address fields of the x8 and x9 SigmaDDR-II
B4 RAMs are two address pins less than the advertised index
depth (e.g., the 8M x 8 has a 2M addressable index, and A0 and
A1 are not accessible address pins).
SigmaDDR™ Family Overview
The GS8662R08/09/18/36BD are built in compliance with the
SigmaDDR-II SRAM pinout standard for Common I/O
synchronous SRAMs. They are 75,497,472-bit (72Mb)
SRAMs. The GS8662R08/09/18/36BD SigmaDDR-II SRAMs
are just one element in a family of low power, low voltage
HSTL I/O SRAMs designed to operate at the speeds needed to
implement economical high performance networking systems.
Clocking and Addressing Schemes
The GS8662R08/09/18/36BD SigmaDDR-II SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
Parameter Synopsis
-400
tKHKH
tKHQV
2.5 ns
0.45 ns
-350
2.86 ns
0.45 ns
-333
3.0 ns
0.45 ns
-300
3.3 ns
0.45 ns
-250
4.0 ns
0.45 ns
Rev: 1.02c 12/2011
1/35
© 2011, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
The relationship between serial port communication and interruption
Serial communication is divided into two parts: sending and receiving. Sending generally does not require interruption to complete, while receiving generally requires interruption to receive.The sende...
fish001 DSP and ARM Processors
How to use a wiring harness tester to measure small resistance? Here's a method
How to measure small resistance with a wiring harness tester?...
aigtekatdz Test/Measurement
Those who don't know about RF MEMS, please take a look. This is what the technology is like.
RF MEMS switches are small, micromechanical switches that consume little power and can be produced using conventional MEMS manufacturing techniques. They are similar to a light switch in a room, where...
alan000345 RF/Wirelessly
Ten important facts and trends in motor control
Here are ten important facts about motor control: 01Integration is taking over the motor control market due to technological advancements. Brushless DC motors (BLDC) and permanent magnet synchronous m...
alan000345 RF/Wirelessly
Surge protection for MOSFET DC switches
Borrow the picture in the post below for use https://en.eeworld.com/bbs/thread-1200844-1-1.htmlThe function of C1 is to prevent surges and avoid damaging the MOSFET due to too fast a turn-on speed whe...
PowerAnts Power technology
#The best content of the "Interview with famous teachers" in the electronic competition#The first issue - Professor Hu Renjie of Southeast University
[font=微软雅黑][/font][font=微软雅黑][size=4] [b]Professor Hu Renjie[/b][/size][/font] [hr][font=微软雅黑][size=4] Hu Renjie, chief professor of Southeast University, national famous teacher of the "Ten Thousand ...
木犯001号 Electronics Design Contest

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号