EEWORLDEEWORLDEEWORLD

Part Number

Search

U62256SK07G1

Description
Standard SRAM, 32KX8, 70ns, CMOS, PDSO28, 0.330 INCH, SOP-28
Categorystorage    storage   
File Size79KB,9 Pages
ManufacturerSimtek
Websitehttp://www.simtek.com
Download Datasheet Parametric View All

U62256SK07G1 Overview

Standard SRAM, 32KX8, 70ns, CMOS, PDSO28, 0.330 INCH, SOP-28

U62256SK07G1 Parametric

Parameter NameAttribute value
package instructionSOP,
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum access time70 ns
JESD-30 codeR-PDSO-G28
JESD-609 codee3
length18.1 mm
memory density262144 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals28
word count32768 words
character code32000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize32KX8
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height2.54 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width8.75 mm
Base Number Matches1
U62256
Standard 32K x 8 SRAM
Features
F
32768x8 bit static CMOS RAM
F
Access times 70 ns, 100 ns
F
Common data inputs and
Description
The U62256 is a static RAM manu-
factured using a CMOS process
technology with the following ope-
rating modes:
- Read
- Standby
- Write
- Data Retention
The memory array is based on a
MIXMOS cell.
The circuit is activated by the fal-
ling edge of E. The address and
control inputs open simultaneously.
According to the information of W
and G, the data inputs, or outputs,
are active. In a Read cycle, the
data outputs are activated by the
falling edge of G, afterwards the
data word read will be available at
the outputs DQ0-DQ7. After the
address change, the data outputs
go High-Z until the new information
read is available. The data outputs
have not preferred state.
The Read cycle is finished by the
falling edge of W, or by the rising
edge of E, respectively.
Data retention is guaranteed down
to 2 V. With the exception of E, all
inputs consist of NOR gates, so
that no pull-up/pull-down resistors
are required.
data outputs
F
Three-state outputs
F
Typ. operating supply current
70 ns: 50 mA
100 ns: 40 mA
F
TTL/CMOS-compatible
F
Automatical reduction of power
dissipation in long Read Cycles
F
Power supply voltage 5 V + 10 %
F
Operating temperature ranges
0 to 70 °C
-40 to 85 °C
F
CECC 90000 Quality Standard
F
ESD protection > 2000 V
(MIL STD 883C M3015.7)
F
Latch-up immunity >100 mA
F
Package: SOP28 (330 mil)
Pin Configuration
Pin Description
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
DQ1
DQ2
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VCC
W
A13
A8
A9
A11
G
A10
E
DQ7
DQ6
DQ5
DQ4
DQ3
Signal Name
A0 - A14
DQ0 - DQ7
E
G
W
VCC
VSS
Signal Description
Address Inputs
Data In/Out
Chip Enable
Output Enable
Write Enable
Power Supply Voltage
Ground
SOP
Top View
November 01, 2001
1
Why is negative feedback introduced in the amplifier circuit?
(1) Why do we usually introduce feedback networks in amplifier circuits?The main purpose of introducing negative feedback is to make the amplifier circuit work in the linear region and make the output...
fish001 Analogue and Mixed Signal
OCP China Day 2021 is about to be held, and we invite you to come and discuss the most cutting-edge industry applications of open computing!
OCP China Day 2021 will be held at Kerry Hotel Beijing on July 27. We sincerely invite you to participate in this conference. The theme of this conference is "Another Decade of Open Computing: Carbon ...
eric_wang Integrated technical exchanges
What are the main controllers in industry and what are the remote communication methods?
[i=s]This post was last edited by Mr. Lan on 2020-3-9 09:49[/i]The main controls are: 1.PLC, advantages: relatively mature technology, stable performance, low cost, simple programming 2. Single chip m...
蓝先生 Industrial Control Electronics
C6678: How does the malloc function do byte alignment
The size of the matrix is a function parameter. We want to apply for dynamic cache as a dynamic array, but many subsequent vector operations must be byte-aligned to be calculated, such as DSPF_sp_vecr...
alan000345 Microcontroller MCU
MOS driving voltage problem
Does the Vgs of a high-power MOS or IGBT provide a negative voltage when it is turned off, which can speed up the turn-off speed of the tube? Does a device like IGBT require a "larger drive current" (...
bigbat Power technology
Detailed explanation of ADC of MSP430 microcontroller
The ADC analog-to-digital converter is an important on-chip peripheral of the 430 microcontroller, and it is often needed in development. Based on the user manual and my personal learning experience, ...
fish001 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号