EEWORLDEEWORLDEEWORLD

Part Number

Search

DS1010(DIE)-75

Description
Silicon Delay Line, 1-Func, 10-Tap, True Output, CMOS, DIE
Categorylogic    logic   
File Size145KB,6 Pages
ManufacturerDALLAS
Websitehttp://www.dalsemi.com
Download Datasheet Parametric View All

DS1010(DIE)-75 Overview

Silicon Delay Line, 1-Func, 10-Tap, True Output, CMOS, DIE

DS1010(DIE)-75 Parametric

Parameter NameAttribute value
package instructionDIE
Reach Compliance Codeunknown
Other featuresBOTH LEADING & TRAILING EDGE ACCURACY; MAX FAN OUT OF 10 74LS LOAD PER OUTPUT
seriesCMOS/TTL
Input frequency maximum value (fmax)8.33333 MHz
JESD-30 codeX-XUUC-N
Logic integrated circuit typeSILICON DELAY LINE
Number of functions1
Number of taps/steps10
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output polarityTRUE
Package body materialUNSPECIFIED
Package shapeUNSPECIFIED
Package formUNCASED CHIP
programmable delay lineNO
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal locationUPPER
Total delay nominal (td)75 ns
Base Number Matches1
Method for testing FPGA logic unit based on BIST using ORCA structure
Field Programmable Gate Array (FPGA) is a new type of device that combines the general structure of gate arrays with the field programmable features, and therefore has attracted widespread attention. ...
Aguilera Microcontroller MCU
[TI recommended course] #[High Precision Laboratory] Magnetic Sensor Technology#
//training.eeworld.com.cn/TI/show/course/5475...
zizheng18 TI Technology Forum
Common dielectric materials for microstrip lines
Alumina 9.0-9.9 (different purity) Beryllium oxide 6.1 Polytetrafluoroethylene Glass fiber 2.55 Silicon 11.7 Gallium arsenide 13.3 Composite dielectric plate 3-16 or even larger range can be selected...
JasonYoo RF/Wirelessly
I really don't know how to convert brd to PCB. Please help me.
Please help me convert the file format to BRD-PCB...
cccztw PCB Design
PT6312 driver Samsung segment screen hardware design driver source code
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]ylyfxzsx[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and i...
ylyfxzsx DIY/Open Source Hardware
Verilog_HDL_Implementation of Common Logic
...
至芯科技FPGA大牛 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号