EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

Q6P1CKKSB24AE

Description
Single Color LED, Super Bright Blue, Water Clear, 6mm, PLASTIC PACKAGE-2
CategoryLED optoelectronic/LED    photoelectric   
File Size631KB,3 Pages
ManufacturerAPEM
Environmental Compliance
Download Datasheet Parametric View All

Q6P1CKKSB24AE Overview

Single Color LED, Super Bright Blue, Water Clear, 6mm, PLASTIC PACKAGE-2

Q6P1CKKSB24AE Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionPLASTIC PACKAGE-2
Reach Compliance Codecompliant
Other featuresUL RECOGNIZED
colorSUPER BRIGHT BLUE
ConfigurationSINGLE
Lens typeWATER CLEAR
Nominal luminous intensity1600.0 mcd
Installation featuresPANEL MOUNT
Number of functions1
Number of terminals2
Optoelectronic device typesSINGLE COLOR LED
total height3.5 mm
method of packingBULK
shapeROUND
size6 mm
surface mountNO
perspective100 deg
Base Number Matches1
TI motorware library vector control laboratory inspinlabs_FOC labs_2b program
Experts, when using labs_2b to identify motor parameters, if the motor has a Hall sensor, do I need to connect the Hall sensor to the driver board? The driver board I have does not have a Hall sensor ...
公伟凯 Motor Drive Control(Motor Control)
Have you heard of this black technology that kills earthworms and destroys the soil?
"There's nothing I can't do, except what you can't think of!""The earthworm motor can handle all these terrains, including mountains, vegetable fields, dry land, wetlands, hills, plains, and river ban...
eric_wang Talking
Good information on clock division
...
至芯科技FPGA大牛 FPGA/CPLD
Let’s practice together in 2021 + a great year!
2021 is a new start. This year, the electronics industry faces new challenges, both in terms of physical and economic aspects. In general, more consumption and boosting the economy can better serve th...
samhuang8204 Talking
[Project Outsourcing] FPGA-based RAID card design
Project requirements:Develop a redundant disk array card with 4 SATA hard disks based on Xilinx Kintex7 325T, and communicate with the PC through the PCIe 2.0 X8 interface. See the attachedSATA3.0 int...
yuehua1411 FPGA/CPLD
How to use trap and varbind in lwip2.1.2
Previously, I used lwip1.4.1, which had the concept of varbindlist. Each varbind to be sent was combined into a list, and then a trap was sent. Now I am using lwip2.1.2, which does not have the concep...
李嘟嘟他爸 stm32/stm8

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号