EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

MC74ACT08NC

Description
ACT SERIES, QUAD 2-INPUT AND GATE, PDIP14, PLASTIC, DIP-14
Categorylogic    logic   
File Size34KB,2 Pages
ManufacturerMotorola ( NXP )
Websitehttps://www.nxp.com
Download Datasheet Parametric Compare View All

MC74ACT08NC Overview

ACT SERIES, QUAD 2-INPUT AND GATE, PDIP14, PLASTIC, DIP-14

MC74ACT08NC Parametric

Parameter NameAttribute value
Parts packaging codeDIP
package instructionDIP,
Contacts14
Reach Compliance Codeunknown
seriesACT
JESD-30 codeR-PDIP-T14
length18.86 mm
Logic integrated circuit typeAND GATE
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Certification statusNot Qualified
Maximum seat height4.69 mm
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width7.62 mm
Base Number Matches1

MC74ACT08NC Related Products

MC74ACT08NC MC74ACT08DC MC74ACT08DCR1 MC74AC08DCR1 MC74AC08DC MC74AC08NC
Description ACT SERIES, QUAD 2-INPUT AND GATE, PDIP14, PLASTIC, DIP-14 ACT SERIES, QUAD 2-INPUT AND GATE, PDSO14, PLASTIC, SOIC-14 AND Gate, ACT Series, 4-Func, 2-Input, CMOS, PDSO14, PLASTIC, SOIC-14 AC SERIES, QUAD 2-INPUT AND GATE, PDSO14, PLASTIC, SOIC-14 AC SERIES, QUAD 2-INPUT AND GATE, PDSO14, PLASTIC, SOIC-14 AC SERIES, QUAD 2-INPUT AND GATE, PDIP14, PLASTIC, DIP-14
package instruction DIP, SOP, SOP, SOP, SOP, DIP,
Reach Compliance Code unknown unknown unknown unknown unknown unknown
series ACT ACT ACT AC AC AC
JESD-30 code R-PDIP-T14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDIP-T14
length 18.86 mm 8.65 mm 8.65 mm 8.65 mm 8.65 mm 18.86 mm
Logic integrated circuit type AND GATE AND GATE AND GATE AND GATE AND GATE AND GATE
Number of functions 4 4 4 4 4 4
Number of entries 2 2 2 2 2 2
Number of terminals 14 14 14 14 14 14
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DIP SOP SOP SOP SOP DIP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE IN-LINE
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 4.69 mm 1.75 mm 1.75 mm 1.75 mm 1.75 mm 4.69 mm
Maximum supply voltage (Vsup) 6 V 6 V 6 V 6 V 6 V 6 V
Minimum supply voltage (Vsup) 2 V 2 V 2 V 2 V 2 V 2 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO YES YES YES YES NO
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal form THROUGH-HOLE GULL WING GULL WING GULL WING GULL WING THROUGH-HOLE
Terminal pitch 2.54 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL
width 7.62 mm 3.9 mm 3.9 mm 3.9 mm 3.9 mm 7.62 mm
Base Number Matches 1 1 1 1 1 1
Parts packaging code DIP SOIC - SOIC SOIC DIP
Contacts 14 14 - 14 14 14
Maker - Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP )
TMS320C66x dual loop and multiple loop optimization summary
[size=4]Double loops and multiple loops may seem complicated, but in fact, the optimization method for multiple loops is relatively simple. It all comes down to one word: "split". Once this step is co...
Aguilera Microcontroller MCU
Can anyone share the third-party extension library of mixly?
Does anyone have a mixly extension library that you can share? I searched the entire web and it was all the same CSD* forum....
眼大5子 DIY/Open Source Hardware
【Perf-V Evaluation】Chip Temperature Collection
Today is New Year's Eve. I wish you all a happy Chinese New Year. Today I plan to evaluate a chip temperature collection project according to the project provided in the manual. I have prepared a 1602...
eew_3sqZMg EE_FPGA Learning Park
[Domestic RISC-V Linux Board Fang·Starlight VisionFive Trial Report] Successfully communicated with DWIN screen
[i=s]This post was last edited by lugl4313820 on 2022-6-7 20:27[/i][Purpose] To replace Fang.Xingguang's laptop, and to port Python files to run in the Febora operating system 1. Change # -*- coding: ...
lugl4313820 Domestic Chip Exchange
Looking for unboxing test of AWR1642BOOST
In this way, I hope that people who understand can share their experience or links....
sl_Zoe123 Special Edition for Assessment Centres
What happens when a low-speed AD collects a high-frequency signal? (Those who have tried it or done a circuit experiment are welcome to come in!)
[i=s]This post was last edited by book1 on 2021-5-30 07:15[/i]I would like to ask: If we sample once every cycle, once every ten cycles, once every hundred cycles, etc., but sample points at different...
book1 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号