FLDL-TTL-30G datasheet, PDF - EEWORLD Datasheet

FLDL-TTL-30G: DescriptionActive Delay Line, 1-Func, 1-Tap, True Output, TTL, GULLWING, MODULE-14/4; Categorylogic logic; File Size42KB，1 Pages; ManufacturerEngineered Components Co.

Download Datasheet Parametric View All

FLDL-TTL-30G Overview

Active Delay Line, 1-Func, 1-Tap, True Output, TTL, GULLWING, MODULE-14/4

Parameter Name	Attribute value
Parts packaging code	SOIC
package instruction	SOP, GWDIP4/14,.5
Contacts	4
Reach Compliance Code	unknown
Other features	TYP. ICC = 40MA; INTERNAL TERMINATION; MAX RISE TIME CAPTURED
series	F
JESD-30 code	R-XDSO-G4
length	20.32 mm
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	1
Number of taps/steps	1
Number of terminals	4
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	UNSPECIFIED
encapsulated code	SOP
Encapsulate equivalent code	GWDIP4/14,.5
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
power supply	5 V
programmable delay line	NO
Prop。Delay @ Nom-Sup	31.5 ns
Certification status	Not Qualified
Maximum seat height	7.239 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	2.54 mm
Terminal location	DUAL
Total delay nominal (td)	30 ns
width	10.795 mm
Base Number Matches	1

FIR filter design based on FPGA (source code download attached): [b][color=rgb(51, 51, 51)][font=宋体][size=14pt]1.1 [/size][/font][/color][b][color=rgb(51, 51, 51)][font=宋体][size=14pt]Top-level interface[/size][/font][/color][/b][/b]Full source code and full article...; njiggih FPGA/CPLD

About the Japanese: ( 1) Four surgeons sat around and talked about what kind of people they liked to operate on. The first doctor said, "I like to operate on librarians the most. When you open their bodies, everything is...; 890 Talking

The timing relationship between voltage and current lead and lag: [table=98%,rgb(222, 240, 251)] [tr][td]https://mp.weixin.qq.com/s?__biz=MjM5MTg2OTg4Nw==&mid=2655926987&idx=2&sn=2df53cbeae440ec319dad1d3658d3112&chksm=bd14641b8a63ed0dc6258c171b5f4ba58afbec6e302eb4d0...; QWE4562009 Integrated technical exchanges

NE555 Internal Structure: Internal structure diagram of 555 timerHD pictures...; dcexpert MicroPython Open Source section

[Application development based on NUCLEO-F746ZG motor] 8. Program framework - Introduction to the three core tasks: This post briefly introduces the three tasks in Systick interrupt and ADC interrupt. In the previous post ( 【Development and Application Based on NUCLEO-F746ZG Motor】7. Program Framework-Two Important...; annysky2012 Motor Drive Control（Motor Control）

PADS Packaging: I would like to ask, when PADS creates a package, how can I change a large pad into 4 small ones for window opening? For example, the original pad is 4*4mm, and I need to divide it into 4 1.8*1.8mm sq...; Hurricane_csz PCB Design

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components