EEWORLDEEWORLDEEWORLD

Part Number

Search

74LS03

Description
LS SERIES, QUAD 2-INPUT NAND GATE, PDIP14
Categorysemiconductor    logic   
File Size44KB,4 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric Compare View All

74LS03 Overview

LS SERIES, QUAD 2-INPUT NAND GATE, PDIP14

74LS03 Parametric

Parameter NameAttribute value
Number of functions4
Number of terminals14
Maximum operating temperature70 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage5.25 V
Minimum supply/operating voltage4.75 V
Rated supply voltage5 V
Processing package description0.300 INCH, PLASTIC, MS-001, DIP-14
stateACTIVE
CraftsmanshipTTL
packaging shapeRECTANGULAR
Package SizeIN-LINE
Terminal formTHROUGH-HOLE
Terminal spacing2.54 mm
terminal coatingTIN LEAD
Terminal locationDUAL
Packaging MaterialsPLASTIC/EPOXY
Temperature levelCOMMERCIAL
seriesLS
Output characteristicsO-COL
Logic IC typeNAND
Number of inputs2
propagation delay TPD20 ns
DM74LS03 Quad 2-Input NAND Gates with Open-Collector Outputs
August 1986
Revised March 2000
DM74LS03
Quad 2-Input NAND Gates with Open-Collector Outputs
General Description
This device contains four independent gates each of which
performs the logic NAND function. The open-collector out-
puts require external pull-up resistors for proper logical
operation.
Pull-Up Resistor Equations
Where:
N
1
(I
OH
)
=
total maximum output high current
for all outputs tied to pull-up resistor
N
2
(I
IH
)
=
total maximum input high current for
all inputs tied to pull-up resistor
N
3
(I
IL
)
=
total maximum input low current for
all inputs tied to pull-up resistor
Ordering Code:
Order Number
DM74LS03M
DM74LS03N
Package Number
M14A
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
Y
=
AB
Inputs
A
L
L
H
H
H
=
HIGH Logic Level
L
=
LOW Logic Level
Output
B
L
H
L
H
Y
H
H
H
L
© 2000 Fairchild Semiconductor Corporation
DS006344
www.fairchildsemi.com

74LS03 Related Products

74LS03 DM74LS03M DM74LS03
Description LS SERIES, QUAD 2-INPUT NAND GATE, PDIP14 LS SERIES, QUAD 2-INPUT NAND GATE, PDIP14 LS SERIES, QUAD 2-INPUT NAND GATE, PDIP14
Number of functions 4 4 4
Number of terminals 14 14 14
Maximum operating temperature 70 Cel 70 °C 70 Cel
Minimum operating temperature 0.0 Cel - 0.0 Cel
Terminal form THROUGH-HOLE GULL WING THROUGH-HOLE
Terminal location DUAL DUAL DUAL
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL
series LS LS LS
Output characteristics O-COL OPEN-COLLECTOR O-COL
Maximum supply/operating voltage 5.25 V - 5.25 V
Minimum supply/operating voltage 4.75 V - 4.75 V
Rated supply voltage 5 V - 5 V
Processing package description 0.300 INCH, PLASTIC, MS-001, DIP-14 - 0.300 INCH, PLASTIC, MS-001, DIP-14
state ACTIVE - ACTIVE
Craftsmanship TTL - TTL
packaging shape RECTANGULAR - RECTANGULAR
Package Size IN-LINE - IN-LINE
Terminal spacing 2.54 mm - 2.54 mm
terminal coating TIN LEAD - TIN LEAD
Packaging Materials PLASTIC/EPOXY - PLASTIC/EPOXY
Logic IC type NAND - NAND
Number of inputs 2 - 2
propagation delay TPD 20 ns - 20 ns

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号