FNFM-TTL-200J datasheet, PDF - EEWORLD Datasheet

FNFM-TTL-200J: DescriptionPulse Discriminator Delay Line, 1-Func, 1-Tap, True Output, TTL, J LEAD, MODULE-14/4; Categorylogic logic; File Size1014KB，2 Pages; ManufacturerEngineered Components Co.

Download Datasheet Parametric View All

FNFM-TTL-200J Overview

Pulse Discriminator Delay Line, 1-Func, 1-Tap, True Output, TTL, J LEAD, MODULE-14/4

Parameter Name	Attribute value
Parts packaging code	SOIC
package instruction	SOJ,
Contacts	4
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TYP. ICC = 30MA; MAX FAN OUT OF 8 TTL LOAD PER OUTPUT; MAX TEMP. COEFF. CAPTURED
series	F
JESD-30 code	R-XDSO-J4
Logic integrated circuit type	PULSE DISCRIMINATOR DELAY LINE
Number of functions	1
Number of taps/steps	1
Number of terminals	4
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	UNSPECIFIED
encapsulated code	SOJ
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	7.239 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal form	J BEND
Terminal pitch	2.54 mm
Terminal location	DUAL
Total delay nominal (td)	200 ns
Base Number Matches	1

Circuit Diagram 6-Basic Analysis Methods of Unit Circuits: If components are compared to cells, then unit circuits are organs. Only by mastering the analysis methods of various unit circuits can we understand the entire circuit diagram. To analyze unit circui...; tiankai001 Integrated technical exchanges

Modbus multi-machine communication program design: Send different instructions to the slave, and the slave will perform different operations. This is just to judge the function code, which is similar to the practical serial port routine we learned ear...; Jacktang Microcontroller MCU

[Domestic RISC-V Linux Board Fang·Starlight VisionFive Trial Report] Environment Preparation-Design Data Sheet: [Purpose] Create data tables 1. User information for future login. 2. Sampled personnel information table. 3. Sampling information table. 1. User information is used for future login authentication:2....; lugl4313820 Domestic Chip Exchange

Basic knowledge of Verilog HDL.pdf: Basic knowledge of Verilog HDL.pdf...; zxopenljx EE_FPGA Learning Park

Telecom in three places quietly promotes IPTV bidding: Telecom in three places quietly promotes IPTV bidding 2006-8-3Although conflicts of interest between different departments and systems have hampered the development of IPTV (interactive Internet telev...; hkn Mobile and portable

PIC 8-bit microcontroller: A brief introduction to PIC 8-bit microcontrollers. I believe that this will provide some very basic learning materials for friends who want to learn microcontrollers....; rain Microchip MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components