CD74AC109M96 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> CD74AC109M96

CD74AC109M96: DescriptionDual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125; Categorylogic logic; File Size906KB，16 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

CD74AC109M96 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	CD74AC109M96	-	-	View	Buy Now

CD74AC109M96 Overview

Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125

CD74AC109M96 Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	SOIC
package instruction	SOP, SOP16,.25
Contacts	16
Reach Compliance Code	compli
ECCN code	EAR99
Factory Lead Time	6 weeks
Samacsys Descripti	Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Rese
series	AC
JESD-30 code	R-PDSO-G16
JESD-609 code	e4
length	9.9 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	J-KBAR FLIP-FLOP
Maximum Frequency@Nom-Su	71000000 Hz
MaximumI(ol)	0.024 A
Humidity sensitivity level	1
Number of digits	2
Number of functions	2
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	COMPLEMENTARY
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP16,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TR
Peak Reflow Temperature (Celsius)	260
power supply	3.3/5 V
Maximum supply current (ICC)	0.08 mA
Prop。Delay @ Nom-Su	11.1 ns
propagation delay (tpd)	129 ns
Certification status	Not Qualified
Schmitt trigger	N
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	1.5 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	3.91 mm
minfmax	100 MHz
Base Number Matches	1

CD74AC109M96 Related Products

	CD74AC109M96	CD74AC109E	CD74AC109EE4	CD74AC109EG4
Description	Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125	Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-PDIP -55 to 125	Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-PDIP -55 to 125	IC FF JK TYPE DUAL 1BIT 16DIP
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	positive edge
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	-
Is it Rohs certified?	conform to	conform to	conform to	-
Maker	Texas Instruments	Texas Instruments	Texas Instruments	-
Parts packaging code	SOIC	DIP	DIP	-
package instruction	SOP, SOP16,.25	ROHS COMPLIANT, PLASTIC, DIP-16	DIP, DIP16,.3	-
Contacts	16	16	16	-
Reach Compliance Code	compli	compliant	compli	-
ECCN code	EAR99	EAR99	EAR99	-
series	AC	AC	AC	-
JESD-30 code	R-PDSO-G16	R-PDIP-T16	R-PDIP-T16	-
JESD-609 code	e4	e4	e4	-
length	9.9 mm	19.3 mm	19.305 mm	-
Load capacitance (CL)	50 pF	50 pF	50 pF	-
Logic integrated circuit type	J-KBAR FLIP-FLOP	J-KBAR FLIP-FLOP	J-KBAR FLIP-FLOP	-
MaximumI(ol)	0.024 A	0.024 A	0.012 A	-
Number of digits	2	2	2	-
Number of functions	2	2	2	-
Number of terminals	16	16	16	-
Maximum operating temperature	125 °C	125 °C	125 °C	-
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	-
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-
encapsulated code	SOP	DIP	DIP	-
Encapsulate equivalent code	SOP16,.25	DIP16,.3	DIP16,.3	-
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	-
Package form	SMALL OUTLINE	IN-LINE	IN-LINE	-
method of packing	TR	TUBE	TUBE	-
Peak Reflow Temperature (Celsius)	260	NOT SPECIFIED	NOT SPECIFIED	-
power supply	3.3/5 V	3.3/5 V	3.3/5 V	-
propagation delay (tpd)	129 ns	129 ns	129 ns	-
Certification status	Not Qualified	Not Qualified	Not Qualified	-
Maximum seat height	1.75 mm	5.08 mm	5.08 mm	-
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	-
Minimum supply voltage (Vsup)	1.5 V	1.5 V	1.5 V	-
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	-
surface mount	YES	NO	NO	-
technology	CMOS	CMOS	CMOS	-
Temperature level	MILITARY	MILITARY	MILITARY	-
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	-
Terminal form	GULL WING	THROUGH-HOLE	THROUGH-HOLE	-
Terminal pitch	1.27 mm	2.54 mm	2.54 mm	-
Terminal location	DUAL	DUAL	DUAL	-
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-
width	3.91 mm	6.35 mm	7.62 mm	-
minfmax	100 MHz	100 MHz	100 MHz	-
Base Number Matches	1	1	1	-

Recommended Resources

Industrial X-ray flaw detector delay control switch circuit diagram

Portable device charging power circuit design

Commonly used non-sinusoidal oscillator circuits, waveforms and frequency calculation formulas - pulse wave oscillator - single-junction transistor intermittent oscillator

LCD display digital voltmeter and ammeter circuit diagram 3

Practical circuit of electromechanical control stabilized power supply

51 watchdog circuit

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components