EEWORLDEEWORLDEEWORLD

Part Number

Search

APL532017QFI-TRG

Description
Fixed Positive LDO Regulator, 1.7V, PDSO4, 1.20 X 1.60 MM, GREEN, VTDFN-4
CategoryPower/power management    The power supply circuit   
File Size419KB,25 Pages
ManufacturerAmerican Power Devices Inc.
Environmental Compliance
Download Datasheet Parametric View All

APL532017QFI-TRG Overview

Fixed Positive LDO Regulator, 1.7V, PDSO4, 1.20 X 1.60 MM, GREEN, VTDFN-4

APL532017QFI-TRG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAmerican Power Devices Inc.
Parts packaging codeDFN
package instructionHVSON,
Contacts4
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum input voltage6 V
Minimum input voltage2.5 V
JESD-30 codeR-PDSO-N4
JESD-609 codee3
length1.6 mm
Number of functions1
Number of terminals4
Working temperatureTJ-Max125 °C
Working temperature TJ-Min-40 °C
Maximum output current 10.3 A
Maximum output voltage 11.751 V
Minimum output voltage 11.649 V
Nominal output voltage 11.7 V
Package body materialPLASTIC/EPOXY
encapsulated codeHVSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Regulator typeFIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height0.6 mm
surface mountYES
Terminal surfaceMatte Tin (Sn)
Terminal formNO LEAD
Terminal pitch0.6 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width1.2 mm
Base Number Matches1
APL5320
Ultra-Low-Noise, High PSRR, Low-Dropout, 300mA Linear Regulator
Features
Wide Operating Voltage: 2.5~6V
Low Dropout Voltage: 290mV @ 3V/300mA
Fixed Output Voltages: 1.2~3.7V with Step 100mV,
and 2.85V, 4.75V
Guaranteed 300mA Output Current
High PSRR: 70dB
Current-Limit Protection
Controlled Short-Circuit Current: 50mA
Over-Temperature Protection
Stable with 1µF Capacitor for Any Load
Excellent Load/Line Transient
SOT-23-5, TSOT-23-5, SOT-23-3, SC-70-5,
VTDFN1.2x1.6-4, and TDFN1.6x1.6-6 Packages
Lead Free and Green Devices Available
(RoHS Compliant)
General Description
The APL5320 is a P-channel low dropout linear regulator
which needs only one input voltage from 2.5 to 6V, and
delivers current up to 300mA to set output voltage. It also
can work with low ESR ceramic capacitors and is ideal for
using in the battery-powered applications such as note-
book computers and cellular phones. Typical dropout volt-
age is only 290mV at 300mA loading.
The APL5320 provides several versions of fixed output
voltages ranging from 1.2 to 3.7V with step 100mV and
2.85V, 4.75V. Current-limit with current foldback and ther-
mal shutdown functions protects the device against cur-
rent over-loads and over-temperature. The APL5320 is
available in SOT-23-5, TSOT-23-5, SOT-23-3, SC-70-5,
VTDFN1.2x1.6-4, and TDFN 1.6x1.6-6 packages.
Pin Configuration
VIN 1
GND 2
SHDN 3
5 VOUT
4 NC
Applications
Cellular Phones
Portable and Battery-Powered Equipments
Laptops, Palmtops, Notebook Computers
Wireless LANs
Portable Information Appliances
GPSes
SOT23-5/TSOT-23-5/SC-70-5
(Top View)
GND 1
3 VIN
VOUT 2
SOT-23-3
(Top View)
Simplified Application Circuit
VOUT 1
V
IN
VIN
VOUT
V
OUT
4 VIN
3 SHDN
GND 2
SHDN
1
NC
2
VIN
3
6
GND
5
NC
4
VOUT
SHDN
GND
Enable
VTDFN1.2x1.6-4
(Top View)
TDFN1.6x1.6-6
(Top View)
= Exposed Pad (connected to ground
plane for better heat dissipation)
ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and
advise customers to obtain the latest version of relevant information to verify before placing orders.
Copyright
©
ANPEC Electronics Corp.
Rev. A.9 - Mar., 2012
1
www.anpec.com.tw
General Concept of Frequency Response
[size=4] Frequency response representation method → Give the frequency characteristics of the common-emitter circuit → Qualitatively analyze its characteristics and the reasons for its formation, and ...
fish001 Analogue and Mixed Signal
(FPGA Experiment 5): Verilog HDL language digital tube clock (hours, minutes, seconds)
[i=s] This post was last edited by bqgup on 2019-4-26 19:51 [/i] [postbg]3.jpg[/postbg][font=黑体][size=5]Digital tube clock written in Verilog HDL language[/size][/font][font=黑体][size=5] [/size][/font]...
bqgup Innovation Lab
ADI amplifier design practice 125 questions and answers, sharing materials
ADI amplifier design practice 125 questions and answers, sharing materials...
勤奋 ADI Reference Circuit
Link error for MSP-EXP430F5438_User_Expertience
We purchased several M430F5438A development boards and hope to develop FFT. However, when using the MSP-EXP430F5438 _User_Expertience (slac2271) provided by TI, the link error is as follows: “ Linking...
fish001 Microcontroller MCU
Interchangeable ESP12-E cards
Imagine being able to change your project MCU card according to your needs, almost like upgrading your computerhttps://www.hackster.io/MakerIoT2020/interchangeable-esp12-e-card-074268...
dcexpert MicroPython Open Source section
Several Problems on Logarithmic Operation Circuit
Why can't the internal resistance of a diode be ignored when the current is large? According to 1/rbe being approximately equal to Id/Ut, shouldn't the internal resistance be smaller when the current ...
msddw Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号