EEWORLDEEWORLDEEWORLD

Part Number

Search

EBE21UE8AEFA-6E-F

Description
2GB Unbuffered DDR2 SDRAM DIMM
Categorystorage    storage   
File Size218KB,30 Pages
ManufacturerELPIDA
Websitehttp://www.elpida.com/en
Environmental Compliance
Download Datasheet Parametric Compare View All

EBE21UE8AEFA-6E-F Overview

2GB Unbuffered DDR2 SDRAM DIMM

EBE21UE8AEFA-6E-F Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerELPIDA
Parts packaging codeDIMM
package instructionDIMM, DIMM240,40
Contacts240
Reach Compliance Codeunknow
ECCN codeEAR99
access modeDUAL BANK PAGE BURST
Maximum access time0.4 ns
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)333 MHz
I/O typeCOMMON
JESD-30 codeR-XDMA-N240
JESD-609 codee4
memory density17179869184 bi
Memory IC TypeDDR DRAM MODULE
memory width64
Number of functions1
Number of ports1
Number of terminals240
word count268435456 words
character code256000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature
organize256MX64
Output characteristics3-STATE
Package body materialUNSPECIFIED
encapsulated codeDIMM
Encapsulate equivalent codeDIMM240,40
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply1.8 V
Certification statusNot Qualified
refresh cycle8192
self refreshYES
Maximum standby current0.16 A
Maximum slew rate1.76 mA
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountNO
technologyCMOS
Temperature levelOTHER
Terminal formNO LEAD
Terminal pitch1 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
DATA SHEET
2GB Unbuffered DDR2 SDRAM DIMM
EBE21UE8AEFA (256M words
×
64 bits, 2 Ranks)
Specifications
Density: 2GB
Organization
256M words
×
64 bits, 2 ranks
Mounting 16 pieces of 1G bits DDR2 SDRAM sealed
in FBGA
Package: 240-pin socket type dual in line memory
module (DIMM)
PCB height: 30.0mm
Lead pitch: 1.0mm
Lead-free (RoHS compliant)
(EBE21UE8AEFA-xx-E)
Lead-free (RoHS compliant) and Halogen-free
(EBE21UE8AEFA-xx-F)
Power supply: VDD
=
1.8V
±
0.1V
Data rate: 800Mbps/667Mbps (max.)
Eight internal banks for concurrent operation
(components)
Interface: SSTL_18
Burst lengths (BL): 4, 8
/CAS Latency (CL): 3, 4, 5, 6
Precharge: auto precharge option for each burst
access
Refresh: auto-refresh, self-refresh
Refresh cycles: 8192 cycles/64ms
Average refresh period
7.8µs at 0°C
TC
≤ +85°C
3.9µs at
+85°C <
TC
≤ +95°C
Operating case temperature range
TC = 0°C to +95°C
Features
Double-data-rate architecture; two data transfers per
clock cycle
The high-speed data transfer is realized by the 4 bits
prefetch pipelined architecture
Bi-directional differential data strobe (DQS and /DQS)
is transmitted/received with data for capturing data at
the receiver
DQS is edge-aligned with data for READs; center-
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge; data
and data mask referenced to both edges of DQS
Data mask (DM) for write data
Posted /CAS by programmable additive latency for
better command and data bus efficiency
Off-Chip-Driver Impedance Adjustment and On-Die-
Termination for better signal quality
/DQS can be disabled for single-ended Data Strobe
operation
Document No. E1296E40 (Ver. 4.0)
Date Published January 2009 (K) Japan
Printed in Japan
URL: http://www.elpida.com
Elpida
Memory, Inc. 2008-2009

EBE21UE8AEFA-6E-F Related Products

EBE21UE8AEFA-6E-F EBE21UE8AEFA EBE21UE8AEFA-6E-E
Description 2GB Unbuffered DDR2 SDRAM DIMM 2GB Unbuffered DDR2 SDRAM DIMM 2GB Unbuffered DDR2 SDRAM DIMM
Is it Rohs certified? conform to - conform to
Maker ELPIDA - ELPIDA
Parts packaging code DIMM - DIMM
package instruction DIMM, DIMM240,40 - DIMM, DIMM240,40
Contacts 240 - 240
Reach Compliance Code unknow - unknow
ECCN code EAR99 - EAR99
access mode DUAL BANK PAGE BURST - DUAL BANK PAGE BURST
Maximum access time 0.4 ns - 0.4 ns
Other features AUTO/SELF REFRESH - AUTO/SELF REFRESH
Maximum clock frequency (fCLK) 333 MHz - 333 MHz
I/O type COMMON - COMMON
JESD-30 code R-XDMA-N240 - R-XDMA-N240
JESD-609 code e4 - e4
memory density 17179869184 bi - 17179869184 bi
Memory IC Type DDR DRAM MODULE - DDR DRAM MODULE
memory width 64 - 64
Number of functions 1 - 1
Number of ports 1 - 1
Number of terminals 240 - 240
word count 268435456 words - 268435456 words
character code 256000000 - 256000000
Operating mode SYNCHRONOUS - SYNCHRONOUS
Maximum operating temperature 85 °C - 85 °C
organize 256MX64 - 256MX64
Output characteristics 3-STATE - 3-STATE
Package body material UNSPECIFIED - UNSPECIFIED
encapsulated code DIMM - DIMM
Encapsulate equivalent code DIMM240,40 - DIMM240,40
Package shape RECTANGULAR - RECTANGULAR
Package form MICROELECTRONIC ASSEMBLY - MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius) NOT SPECIFIED - NOT SPECIFIED
power supply 1.8 V - 1.8 V
Certification status Not Qualified - Not Qualified
refresh cycle 8192 - 8192
self refresh YES - YES
Maximum standby current 0.16 A - 0.16 A
Maximum slew rate 1.76 mA - 1.76 mA
Maximum supply voltage (Vsup) 1.9 V - 1.9 V
Minimum supply voltage (Vsup) 1.7 V - 1.7 V
Nominal supply voltage (Vsup) 1.8 V - 1.8 V
surface mount NO - NO
technology CMOS - CMOS
Temperature level OTHER - OTHER
Terminal form NO LEAD - NO LEAD
Terminal pitch 1 mm - 1 mm
Terminal location DUAL - DUAL
Maximum time at peak reflow temperature NOT SPECIFIED - NOT SPECIFIED

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号