EEWORLDEEWORLDEEWORLD

Part Number

Search

SMFLDL-TTL-9G

Description
Active Delay Line, 1-Func, True Output, TTL, PDMA4, SOP-14/4
Categorylogic    logic   
File Size35KB,1 Pages
ManufacturerEngineered Components Co.
Download Datasheet Parametric View All

SMFLDL-TTL-9G Overview

Active Delay Line, 1-Func, True Output, TTL, PDMA4, SOP-14/4

SMFLDL-TTL-9G Parametric

Parameter NameAttribute value
MakerEngineered Components Co.
package instruction,
Reach Compliance Codeunknown
seriesSMFLDL
JESD-30 codeR-PDMA-G4
length12.7 mm
Logic integrated circuit typeACTIVE DELAY LINE
Number of functions1
Number of terminals4
Maximum operating temperature70 °C
Minimum operating temperature
Output polarityTRUE
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
programmable delay lineNO
Maximum seat height6.35 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyTTL
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Total delay nominal (td)9 ns
width5.08 mm
Base Number Matches1
Surface Mount FAST TTL Logic Delay Line
The Surface Mount FAST TTL Logic Delay Lines manufactured by Engineered Components Company are designed to
provide an output waveform that reproduces the input waveform after a set amount of delay time has elapsed. These
delay lines are non-inverting. The delay times are calibrated to the listed tolerances on the rising edge delays.
The MTBF on these modules, when calculated per MIL-HDBK-217, for a 50 deg.C ground fixed environment and with
50VDC applied, is in excess of 6 million hours. The temperature coefficient of delay is less than 1200 ppm/deg.C
over the operating temperature range of 0 to +70 deg. C.
The module is provided in a SO-14 package, fully encapsulated in epoxy resin and is housed in a Diallyl Phthalate
case, blue in color. The case marking is applied by silkscreen using white epoxy paint. The 4 copper leads are tin-lead
plated and meet the solderability requirements of MIL-STD-202, Method 208.
Product Selection Table
(Add Suffixes for Lead designation, F, G, or J)
Product Selection Table (Cont.)
(Add Suffixes for Lead designation, F, G, or J)
MECHANICAL DIAGRAM
.244 TYP.
.200
Operating Specifications:
All measurements made at 25 deg. C
All measurements made with Vcc = +5VDC
All measurements made with (1) FAST TTL output load
Operating Temperature: 0 to +70 deg. C
Storage Temperature: -55 to +125 deg. C
Vcc Supply Voltage: 4.75 to 5.25VDC
Vcc Supply Current:
Constant “0” in = 40mA typical
Constant “1” in = 7mA typical
Logic “High” Input:
Voltage: 2.0VDC min. ; Vcc max.
Current: 2.7VDC = 20uA max. ; 5.5VDC = 1mA max.
Logic “Low” Input:
Voltage: 0.8 VDC max.
Current: -0.6mA max.
Logic “High” Voltage Out: 2.7VDC min.
Logic “Low” Voltage Out: 0.5VDC max.
BLOCK DIAGRAM
V
IN
14
1
Input
Buffer
Special modules can often be manufactured to provide for customer specific applications.
engineered components company
A Division of Cornucopia Tool & Plastics, Inc. PO Box 1915, 448 Sherwood Rd., Paso Robles CA 93447
YYWW
.015
MADE IN USA
Part
Output Delay and
Number
Tolerance (in ns)
SMFLDL-TTL-5
5.0+/-1.0
SMFLDL-TTL-6
6.0+/-1.0
SMFLDL-TTL-7
7.0+/-1.0
SMFLDL-TTL-8
8.0+/-1.0
SMFLDL-TTL-9
9.0+/-1.0
SMFLDL-TTL-10 10.0+/-1.0
SMFLDL-TTL-11 11.0+/-1.0
SMFLDL-TTL-12 12.0+/-1.0
SMFLDL-TTL-13 13.0+/-1.0
SMFLDL-TTL-14 14.0+/-1.0
SMFLDL-TTL-15 15.0+/-1.0
SMFLDL-TTL-16 16.0+/-1.0
SMFLDL-TTL-17 17.0+/-1.0
SMFLDL-TTL-18 18.0+/-1.0
SMFLDL-TTL-19 19.0+/-1.0
SMFLDL-TTL-20 20.0+/-1.0
SMFLDL-TTL-21 21.0+/-1.0
SMFLDL-TTL-22 22.0+/-1.0
SMFLDL-TTL-23 23.0+/-1.0
SMFLDL-TTL-24 24.0+/-1.0
SMFLDL-TTL-25 25.0+/-1.0
SMFLDL-TTL-30 30.0+/-1.5
SMFLDL-TTL-35 35.0+/-1.5
SMFLDL-TTL-40 40.0+/-1.5
SMFLDL-TTL-45 45.0+/-2.0
SMFLDL-TTL-50 50.0+/-2.0
SMFLDL-TTL-55 55.0+/-2.0
SMFLDL-TTL-60 60.0+/-2.0
SMFLDL-TTL-65 65.0+/-2.5
SMFLDL-TTL-70 70.0+/-2.5
SMFLDL-TTL-75 75.0+/-2.5
SMFLDL-TTL-80 80.0+/-2.5
SMFLDL-TTL-85 85.0+/-3.0
SMFLDL-TTL-90 90.0+/-3.0
SMFLDL-TTL-95 95.0+/-3.0
SMFLDL-TTL-100 100.0+/-3.0
SMFLDL-TTL-110 110.0+/-3.5
SMFLDL-TTL-120 120.0+/-4.0
Part
Number
SMFLDL-TTL-130
SMFLDL-TTL-140
SMFLDL-TTL-150
SMFLDL-TTL-160
SMFLDL-TTL-170
SMFLDL-TTL-180
SMFLDL-TTL-190
SMFLDL-TTL-200
SMFLDL-TTL-210
SMFLDL-TTL-220
SMFLDL-TTL-230
SMFLDL-TTL-240
SMFLDL-TTL-250
SMFLDL-TTL-260
SMFLDL-TTL-270
SMFLDL-TTL-280
SMFLDL-TTL-290
SMFLDL-TTL-300
SMFLDL-TTL-310
SMFLDL-TTL-320
SMFLDL-TTL-330
SMFLDL-TTL-340
SMFLDL-TTL-350
SMFLDL-TTL-360
SMFLDL-TTL-370
SMFLDL-TTL-380
SMFLDL-TTL-390
SMFLDL-TTL-400
SMFLDL-TTL-410
SMFLDL-TTL-420
SMFLDL-TTL-430
SMFLDL-TTL-440
SMFLDL-TTL-450
SMFLDL-TTL-460
SMFLDL-TTL-470
SMFLDL-TTL-480
SMFLDL-TTL-490
SMFLDL-TTL-500
Output Delay and
Tolerance (in ns)
130.0+/-4.0
140.0+/-4.5
150.0+/-4.5
160.0+/-4.5
170.0+/-5.0
180.0+/-5.5
190.0+/-6.0
200.0+/-6.0
210.0+/-6.5
220.0+/-7.0
230.0+/-7.5
240.0+/-8.0
250.0+/-8.0
260.0+/-8.5
270.0+/-9.0
280.0+/-9.5
290.0+/-10.0
300.0+/-10.0
310.0+/-10.0
320.0+/-11.0
330.0+/-11.0
340.0+/-11.0
350.0+/-11.0
360.0+/-11.0
370.0+/-12.0
380.0+/-12.0
390.0+/-12.0
400.0+/-12.0
410.0+/-13.0
420.0+/-13.0
430.0+/-13.0
440.0+/-14.0
450.0+/-14.0
460.0+/-14.0
470.0+/-15.0
480.0+/-15.0
490.0+/-15.0
500.0+/-15.0
.150
TYP.
.300
.020
TYP.
.235
DATE CODE
SMFLDL-
TTL-25
.500
Top view
Delay
Line
Output
Buffer
7
8
OUT
C
Phone: 805-369-0034
Fax:
805-369-0033
Web: www.ec2.com
USB protocol basic knowledge.docx
USB protocol basic knowledge.docx...
雷北城 EE_FPGA Learning Park
ESP32 Network Time Synchronization
ESP32 has its own network module, and network time synchronization can be enabled after connecting to WIFI. MicroPython comes with the ntptime module, which can easily sync time over the network.impor...
lemon1394 MicroPython Open Source section
PCB board design method and key points analysis
[align=left][color=rgb(71, 71, 71)][backcolor=rgb(255, 255, 255)][size=14px][font=微软雅黑][size=4] Basic Principles of PCB Design [/size][/font][/size][/backcolor][/color][/align][align=left][color=rgb(7...
ohahaha PCB Design
A high-precision pulse width measurement system based on digital phase shifting technology.docx
A high-precision pulse width measurement system based on digital phase shifting technology.docx...
雷北城 EE_FPGA Learning Park
Problems with emulating VCD file system tasks
I saw an example on page 97 of Xia Yuwen's book. I tried to do it, but it didn't work.Code: `timescale 1 ns/ 1 ps module LAMP_vlg_tst(); // constants // general purpose registers reg eachvec; // test ...
chenbingjy EE_FPGA Learning Park
EEWORLD University - Write a container from scratch
Writing containers from scratch : https://training.eeworld.com.cn/course/5316Writing a container from scratch...
木犯001号 DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号