EEWORLDEEWORLDEEWORLD

Part Number

Search

2N727DCSMG4

Description
50mA, 20V, 2 CHANNEL, PNP, Si, SMALL SIGNAL TRANSISTOR, MO-041BB, HERMETIC SEALED, CERAMIC, LCC2-6
CategoryDiscrete semiconductor    The transistor   
File Size11KB,1 Pages
ManufacturerSEMELAB
Environmental Compliance
Download Datasheet Parametric View All

2N727DCSMG4 Overview

50mA, 20V, 2 CHANNEL, PNP, Si, SMALL SIGNAL TRANSISTOR, MO-041BB, HERMETIC SEALED, CERAMIC, LCC2-6

2N727DCSMG4 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeLCC
package instructionSMALL OUTLINE, R-CDSO-N6
Contacts6
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum collector current (IC)0.05 A
Collector-emitter maximum voltage20 V
ConfigurationSEPARATE, 2 ELEMENTS
JEDEC-95 codeMO-041BB
JESD-30 codeR-CDSO-N6
JESD-609 codee4
Number of components2
Number of terminals6
Package body materialCERAMIC, METAL-SEALED COFIRED
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Polarity/channel typePNP
Certification statusNot Qualified
surface mountYES
Terminal surfaceGOLD
Terminal formNO LEAD
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Transistor component materialsSILICON
Base Number Matches1
2N727DCSM
Dimensions in mm (inches).
2.29 ± 0.20
(0.09 ± 0.008)
1.65 ± 0.13
(0.065 ± 0.005)
1.40 ± 0.15
(0.055 ± 0.006)
0.64 ± 0.06
(0.025 ± 0.003)
Dual Bipolar PNP Devices in a
hermetically sealed
LCC2 Ceramic Surface Mount
Package for High Reliability
Applications
4.32 ± 0.13
(0.170 ± 0.005)
2.54 ± 0.13
(0.10 ± 0.005)
2
1
A
3
4
5
Dual Bipolar PNP Devices.
V
CEO
= 20V
I
C
= 0.05A
All Semelab hermetically sealed products can
be processed in accordance with the
requirements of BS, CECC and JAN, JANTX,
JANTXV and JANS specifications.
6
0.23 rad.
(0.009)
A = 1.27 ± 0.13
(0.05 ± 0.005)
6.22 ± 0.13
(0.245 ± 0.005)
LCC2 (MO-041BB)
Pinouts
Pin 1 – Collector 1
Pin 2 – Base 1
Pin 3 – Base 2
Pin 4 – Collector 2
Pin 5 – Emitter 2
Pin 6 – Emitter 1
Parameter
V
CEO
*
I
C(CONT)
h
FE
f
t
P
D
Test Conditions
Min.
Typ.
Max.
20
0.05
Units
V
A
-
Hz
@ (V
CE
/ I
C
)
0.3
W
* Maximum Working Voltage
This is a shortform datasheet. For a full datasheet please contact
sales@semelab.co.uk.
Semelab Plc reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by Semelab is believed
to be both accurate and reliable at the time of going to press. However Semelab assumes no responsibility for any errors or omissions discovered in its use.
Semelab plc.
Telephone +44(0)1455 556565. Fax +44(0)1455 552612.
E-mail:
sales@semelab.co.uk
Website:
http://www.semelab.co.uk
Generated
2-Aug-02
There is an electrical stimulation therapy product that needs to achieve the following parameters. What are the cost-effective and reliable circuit implementation methods?
There is an electrical stimulation therapy product that needs to achieve the following parameters. What are the cost-effective and reliable circuit implementation methods? Input voltage 4.2V, output v...
QWE4562009 Analog electronics
STM32 timer interrupt HAL library does not check FLAG
The chip used is STM32F030.[b][size=3]My original code is in the timer interrupt function TIM3_IRQHandler, by checking if(__HAL_TIM_GET_FLAG(&htim3, TIM_FLAG_CC3) != RESET), to capture the external PW...
电子星辰 stm32/stm8
Why are the sampling results of C8051F350 with different decimation ratios very different?
Hello everyone The sampling results of C8051F350 with different decimation ratios vary greatly. The difference is not just a few values, but may be as much as several hundred.For example, the sensor i...
ActiveAndy 51mcu
The result obtained by using sprintf in KEIL hardware simulation changes the decimal point 0x2E to 0x00
The programming environment uses KEIL514, the chip uses STM32F407VG, When using sprintf to convert floating-point data to character data, %2.2f is used, resulting in an incorrect decimal point convers...
liyancao001 stm32/stm8
FPGA Features
1) FPGA is used to design ASIC circuits (application-specific integrated circuits). Users can get suitable chips without having to invest in production.  2) FPGA can be used as a pilot sample for othe...
zxopenljx EE_FPGA Learning Park
Aren't the corresponding times of overcharge protection delay and overcharge protection release delay as short as possible?
Aren't the corresponding times of overcharge protection delay and overcharge protection release delay as short as possible?...
QWE4562009 Discrete Device

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号