HM5165405FLJ-6 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> HM5165405FLJ-6

HM5165405FLJ-6: Description64 M EDO DRAM (16-Mword 】 4-bit) 8 k Refresh/4 k Refresh; Categorystorage storage; File Size249KB，34 Pages; ManufacturerELPIDA; Websitehttp://www.elpida.com/en

Download Datasheet Parametric Compare View All

HM5165405FLJ-6 Overview

64 M EDO DRAM (16-Mword 】 4-bit) 8 k Refresh/4 k Refresh

HM5165405FLJ-6 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	ELPIDA
Parts packaging code	SOJ
package instruction	SOJ, SOJ32,.44
Contacts	32
Reach Compliance Code	unknow
ECCN code	EAR99
access mode	FAST PAGE WITH EDO
Maximum access time	60 ns
Other features	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH/SELF REFRESH
I/O type	COMMON
JESD-30 code	R-PDSO-J32
JESD-609 code	e0
length	20.95 mm
memory density	67108864 bi
Memory IC Type	EDO DRAM
memory width	4
Number of functions	1
Number of ports	1
Number of terminals	32
word count	16777216 words
character code	16000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	16MX4
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	SOJ
Encapsulate equivalent code	SOJ32,.44
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3 V
Certification status	Not Qualified
refresh cycle	4096
Maximum seat height	3.76 mm
self refresh	YES
Maximum standby current	0.0003 A
Maximum slew rate	0.11 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	10.16 mm

Preview

Download Datasheet

View All

HM5164405F Series

HM5165405F Series

Description

Features

64 M EDO DRAM (16-Mword

4-bit)

8 k Refresh/4 k Refresh

E0097H10 (1st edition)

(Previous ADE-203-1056C (Z))

Jan. 31, 2001

The HM5164405F S erie s, HM5165405F S erie s ar e 64M-bit dynamic R AMs orga nized as 16, 777,216-w ord

4-bit. The y have re alize d high per forma nce and low powe r by employing C MOS proc ess tec hnology.

HM5164405F S erie s, HM5165405F S erie s off er Extende d Da ta Out (ED O) P age Mode as a high spee d

ac ce ss mode. The y have the pac kage var iation of standa rd 32-pin plastic S OJ and standa rd 32-pin plastic

TSOPII.

•

Single 3.3 V supply: 3.3 V ± 0.3 V

•

Access time: 50 ns/60 ns (max)

•

Power dissipation



Active: 396 mW/360 mW (max) (HM5164405F Series)

: 468 mW/396 mW (max) (HM5165405F Series)



Standby : 1.8 mW (max) (CMOS interface)

: 1.1 mW (max) (L-version)

•

EDO page mode capability

•

Refresh cycles



RAS-only

refresh

8192 cycles /64 ms (HM5164405F, HM5164405FL)

4096 cycles /64 ms (HM5165405F, HM5165405FL)



CBR/Hidden refresh

4096 cycles /64 ms (HM5164405F, HM5164405FL, HM5165405F, HM5165405FL)

Elpida Memory, Inc. is a joint venture DRAM company of NEC Corporation and Hitachi, Ltd.

HM5165405FLJ-6 Related Products

	HM5165405FLJ-6	HM5165405FJ-6	HM5165405FJ-5	HM5165405F	HM5164405F
Description	64 M EDO DRAM (16-Mword 】 4-bit) 8 k Refresh/4 k Refresh	64 M EDO DRAM (16-Mword 】 4-bit) 8 k Refresh/4 k Refresh	64 M EDO DRAM (16-Mword 】 4-bit) 8 k Refresh/4 k Refresh	64 M EDO DRAM (16-Mword 】 4-bit) 8 k Refresh/4 k Refresh	64 M EDO DRAM (16-Mword 】 4-bit) 8 k Refresh/4 k Refresh
Is it Rohs certified?	incompatible	incompatible	incompatible	-	-
Maker	ELPIDA	ELPIDA	ELPIDA	-	-
Parts packaging code	SOJ	SOJ	SOJ	-	-
package instruction	SOJ, SOJ32,.44	SOJ, SOJ32,.44	SOJ, SOJ32,.44	-	-
Contacts	32	32	32	-	-
Reach Compliance Code	unknow	unknow	unknow	-	-
ECCN code	EAR99	EAR99	EAR99	-	-
access mode	FAST PAGE WITH EDO	FAST PAGE WITH EDO	FAST PAGE WITH EDO	-	-
Maximum access time	60 ns	60 ns	50 ns	-	-
Other features	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH/SELF REFRESH	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH	-	-
I/O type	COMMON	COMMON	COMMON	-	-
JESD-30 code	R-PDSO-J32	R-PDSO-J32	R-PDSO-J32	-	-
JESD-609 code	e0	e0	e0	-	-
length	20.95 mm	20.95 mm	20.95 mm	-	-
memory density	67108864 bi	67108864 bi	67108864 bi	-	-
Memory IC Type	EDO DRAM	EDO DRAM	EDO DRAM	-	-
memory width	4	4	4	-	-
Number of functions	1	1	1	-	-
Number of ports	1	1	1	-	-
Number of terminals	32	32	32	-	-
word count	16777216 words	16777216 words	16777216 words	-	-
character code	16000000	16000000	16000000	-	-
Operating mode	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	-	-
Maximum operating temperature	70 °C	70 °C	70 °C	-	-
organize	16MX4	16MX4	16MX4	-	-
Output characteristics	3-STATE	3-STATE	3-STATE	-	-
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-	-
encapsulated code	SOJ	SOJ	SOJ	-	-
Encapsulate equivalent code	SOJ32,.44	SOJ32,.44	SOJ32,.44	-	-
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	-	-
Package form	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	-	-
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	-
power supply	3.3 V	3.3 V	3.3 V	-	-
Certification status	Not Qualified	Not Qualified	Not Qualified	-	-
refresh cycle	4096	4096	4096	-	-
Maximum seat height	3.76 mm	3.76 mm	3.76 mm	-	-
self refresh	YES	NO	NO	-	-
Maximum standby current	0.0003 A	0.0005 A	0.0005 A	-	-
Maximum slew rate	0.11 mA	0.11 mA	0.13 mA	-	-
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	-	-
Minimum supply voltage (Vsup)	3 V	3 V	3 V	-	-
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	-	-
surface mount	YES	YES	YES	-	-
technology	CMOS	CMOS	CMOS	-	-
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	-	-
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	-
Terminal form	J BEND	J BEND	J BEND	-	-
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	-	-
Terminal location	DUAL	DUAL	DUAL	-	-
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	-
width	10.16 mm	10.16 mm	10.16 mm	-	-

Recommended Resources

Assembly line outage monitoring circuit

Automatic door detection control circuit

TTL interface circuit for driving high-power loads

Digital bicycle speedometer circuit diagram

Small power switching regulated power supply circuit made by CWl840

Low noise 200MHz wideband amplifier circuit

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components