1N6640D2B-JQRS.L2D datasheet, PDF

1N6640D2B-JQRS.L2D: Description0.3A, 50V, SILICON, SIGNAL DIODE, HERMETIC SEALED, CERAMIC, DLCC2 VARIANT B, 2 PIN; CategoryDiscrete semiconductor diode; File Size178KB，4 Pages; ManufacturerSEMELAB

Download Datasheet Parametric View All

1N6640D2B-JQRS.L2D Overview

0.3A, 50V, SILICON, SIGNAL DIODE, HERMETIC SEALED, CERAMIC, DLCC2 VARIANT B, 2 PIN

Parameter Name	Attribute value
package instruction	R-CDSO-N2
Contacts	2
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	HIGH RELIABILITY
Configuration	SINGLE
Diode component materials	SILICON
Diode type	RECTIFIER DIODE
JESD-30 code	R-CDSO-N2
Number of components	1
Number of terminals	2
Maximum operating temperature	175 °C
Minimum operating temperature	-65 °C
Maximum output current	0.3 A
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Certification status	Not Qualified
Maximum repetitive peak reverse voltage	50 V
Maximum reverse recovery time	0.004 µs
surface mount	YES
Terminal form	NO LEAD
Terminal location	DUAL
Base Number Matches	1

【Xianji HPM6750 Review】Interim (Final) Summary: Time flies. It has been two months since I received the board. A few days ago, the administrator said that the progress will be finished on June 30. I was surprised that it was so fast. It felt like t...; littleshrimp Domestic Chip Exchange

The Principle and Application of Analog Active Filter MAX275: MAX275 is a universal active filter produced by MAXIM Corporation of the United States. It contains two independent second-order active filter circuits, which can perform low-pass and band-pass filter...; fighting RF/Wirelessly

Shortlist | 2020-2021 ON Semiconductor and Avnet IoT Creative Design Competition: [Competition Details] 2020-2021 ON Semiconductor and Avnet IoT Creative Design CompetitionThank you very much for your support of this competition!The finalists were selected by ON Semiconductor, Avne...; EEWORLD社区 onsemi and Avnet IoT Innovation Design Competition

FPGA_100 Days Journey_Key Debounce.pdf: FPGA_100 Days Journey_Key Debounce.pdf...; zxopenljx EE_FPGA Learning Park

ASIC Design-FPGA Prototype Verification: ASIC Design-FPGA Prototype Verification...; 雷北城 FPGA/CPLD

Weekly highlights: 2018.11.12-2018.11.18: [size=4]Another week has passed, time flies by so fast. Let's take a look at the highlights of the past week! [/size] [size=4][color=#ff0000][b]Recommended wonderful posts:[/b][/color][/size] [size=4]...; okhxyyo Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components