EEWORLDEEWORLDEEWORLD

Part Number

Search

IS61LPS12832A-250TQI

Description
128KX32 CACHE SRAM, 2.6ns, PQFP100, TQFP-100
Categorystorage    storage   
File Size163KB,26 Pages
ManufacturerIntegrated Silicon Solution ( ISSI )
Download Datasheet Parametric View All

IS61LPS12832A-250TQI Overview

128KX32 CACHE SRAM, 2.6ns, PQFP100, TQFP-100

IS61LPS12832A-250TQI Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIntegrated Silicon Solution ( ISSI )
Parts packaging codeQFP
package instructionTQFP-100
Contacts100
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Maximum access time2.6 ns
Other featuresPIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)250 MHz
I/O typeCOMMON
JESD-30 codeR-PQFP-G100
JESD-609 codee0
length20 mm
memory density4194304 bit
Memory IC TypeCACHE SRAM
memory width32
Humidity sensitivity level3
Number of functions1
Number of terminals100
word count131072 words
character code128000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize128KX32
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Encapsulate equivalent codeQFP100,.63X.87
Package shapeRECTANGULAR
Package formFLATPACK, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply2.5/3.3,3.3 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum standby current0.075 A
Minimum standby current3.14 V
Maximum slew rate0.25 mA
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width14 mm
Base Number Matches1
IS61(64)LPS12832A
IS61(64)LPS12836A IS61(64)VPS12836A
IS61(64)LPS25618A IS61(64)VPS25618A
ISSI
®
128K x 32, 128K x 36, 256K x 18
4 Mb SYNCHRONOUS PIPELINED,
SINGLE CYCLE DESELECT STATIC RAM
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Burst sequence control using MODE input
• Three chip enable option for simple depth
expansion and address pipelining
• Common data inputs and data outputs
• Auto Power-down during deselect
• Single cycle deselect
• Snooze MODE for reduced-power standby
• Power Supply
LPS: V
DD
3.3V + 5%, V
DDQ
3.3V/2.5V + 5%
VPS: V
DD
2.5V + 5%, V
DDQ
2.5V + 5%
• JEDEC 100-Pin TQFP, 119-ball PBGA, and
165-ball PBGA packages
• Automotive temperature available
• Lead Free available
PRELIMINARY INFORMATION
FEBRUARY 2005
DESCRIPTION
The
ISSI
IS61(64)LPS12832A, IS61(64)LPS/VPS12836A
and IS61(64)LPS/VPS25618A are high-speed, low-power
synchronous static RAMs designed to provide burstable,
high-performance memory for communication and network-
ing applications. The IS61(64)LPS12832A is organized as
131,072 words by 32 bits. The IS61(64)LPS/VPS12836A
is organized as 131,072 words by 36 bits. The IS61(64)LPS/
VPS25618A is organized as 262,144 words by 18 bits.
Fabricated with
ISSI
's advanced CMOS technology, the
device integrates a 2-bit burst counter, high-speed SRAM
core, and high-drive capability outputs into a single mono-
lithic circuit. All synchronous inputs pass through regis-
ters controlled by a positive-edge-triggered single clock
input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be one
to four bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
The byte write operation is performed by using the byte
write enable (BWE) input combined with one or more
individual byte write signals (BWx). In addition, Global
Write (GW) is available for writing all bytes at one time,
regardless of the byte write controls.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally and controlled by the
ADV
(burst address
advance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW.
Interleave burst is achieved when this pin is tied HIGH or
left floating.
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frequency
250
2.6
4
250
200
3.1
5
200
Units
ns
ns
MHz
Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability
arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any
published information and before placing orders for products.
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. 00A
10/07/04
1
ESP32-S3 KORVO-2 2.4'' ARDUINO TFT Unboxing Report
After a long wait, the package finally arrived. Now I will make an unpacking report.First of all, the packaging box is very large.After unpacking, the upper and lower layers inside are protected by th...
plcpro DigiKey Technology Zone
A troubleshooting example of connecting XDS100V3 debugging target board with CCS
Recently, when I used CCS to connect XDS100V3 to debug CC1310, I found that I could not connect to the target board. The following error is reported during Verify: [Start] Execute the command: %ccs_ba...
火辣西米秀 DSP and ARM Processors
【Android Development Learning Road】Part 2-- HelloEEWorld
Last time, the environment was set up, the simulator can run, and then the Android operating environment appeared. Because when I selected Lunch, I chose the Car platform, so the horizontal UI style b...
Bingqi23 Linux and Android
51 MCU library serial port sends a segment of characters and the digital tube receives and displays them (use the serial port debugging assistant to modify the data)
51 MCU library function: Use the serial port debugging assistant to modify data, which is convenient and fast. More applications can be modified with the help of this program. The following is a video...
bqgup Innovation Lab
pic18F27Q10 eeprom erase problem
I encountered a problem when using pic18F27Q10 . When operating the flash eeprom , I could not write data, but I could read data and could not erase it.I have checked the code examples and can't see a...
popbear007 Microchip MCU
【BearPi-HM Micro】Part 4: Familiar with the Openharmomy compilation framework and serial port interactive output
[i=s]This post was last edited by Digital Leaf on 2022-4-13 21:21[/i]After a few days of practice, I have a better understanding of Openharmomy, such as how to compile a simple program into the system...
数码小叶 Linux and Android

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号