EEWORLDEEWORLDEEWORLD

Part Number

Search

810525AGILFT

Description
VCXO-TO-LVCMOS/LVTTL OUTPUT
File Size241KB,12 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Compare View All

810525AGILFT Online Shopping

Suppliers Part Number Price MOQ In stock  
810525AGILFT - - View Buy Now

810525AGILFT Overview

VCXO-TO-LVCMOS/LVTTL OUTPUT

VCXO-TO-LVCMOS/LVTTL OUTPUT
ICS810525I
G
ENERAL
D
ESCRIPTION
The ICS810525I is a high performance, low jit-
t e r / l o w p h a s e n o i s e V C X O f r o m I D T. T h e
HiPerClockS™
ICS810525I works in conjunction with a 25MHz
pullable crystal to generate an LVCMOS/LVTTL
output clock of 25MHz from an input clock of
5MHz. The frequency of the VCXO is adjusted by the VC
control voltage input. The output range is ±100ppm around
the nominal crystal frequency. The LF1 control voltage range
is 0 – V
DD
. The device is packaged in a small 16 TSSOP
package and is ideal for use on space constrained boards.
F
EATURES
One single-ended LVCMOS/LVTTL output
One single-ended clock accepts the following input types:
LVCMOS, LVTTL
Accepts input frequency of 5MHz
Absolute pull range: 100ppm
Proprietary multiplier provides low jitter, high frequency output
RMS phase jitter @ 25MHz, using a 25MHz crystal
(1kHz – 1MHz): 0.27ps (typical)
Full 3.3V supply, or 3.3V core/2.5V output supply
-40°C to 85°C ambient operating temperature
Available in lead-free (RoHS 6) package
IC
S
B
LOCK
D
IAGRAM
XTAL_OUT
(External
Loop Filter Inputs)
P
IN
A
SSIGNMENT
nc
GND
Q
V
DDO
nc
nc
V
DDA
V
DD
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
CLK
GND
LF1
LF0
XTAL_IN
XTAL_OUT
GND
XTAL_IN
25MHz
LF0 LF1
ICS810525I
CLK
Pulldown
5MHz
x5 VCXO
PLL
Q
16-Lead TSSOP
4.4mm x 5.0mm x 0.925mm package body
G Package
Top View
IDT
/ ICS
VCXO-TO-LVCMOS/LVTTL OUTPUT
1
ICS810525AGI REV. B FEBRUARY 24, 2009

810525AGILFT Related Products

810525AGILFT 810525AGILF ICS810525I
Description VCXO-TO-LVCMOS/LVTTL OUTPUT VCXO-TO-LVCMOS/LVTTL OUTPUT VCXO-TO-LVCMOS/LVTTL OUTPUT
Using IBERT IP core to implement GTX transceiver hardware bit error rate test example
Using IBERT IP core to implement GTX transceiver hardware bit error rate test example Author: Pan WenmingintroductionVivado provides an IBERT tool for board-level hardware testing of high-speed serial...
明德扬科教01 EE_FPGA Learning Park
Subtraction circuit problem
Is this correct?...
S3S4S5S6 Analog electronics
Finally it's down!!! Bluetooth low energy chip CH579 ultra low power consumption 0.2uA!!!
Author wyyyy Due to the project requirements, low power consumption is required, and the Bluetooth low power chip CH579 from Qinheng Company was selected . Next, I will briefly introduce my tense and ...
宋元浩 Domestic Chip Exchange
Please tell me about external interrupt
Can someone please help me look at Training 10? What's wrong with the following code? The compilation is fine, but after burning, the key triggering the external interrupt does not produce the require...
liwing666 51mcu
Recently, it has been reported that the prices of materials from imported semiconductor manufacturers have begun to fall.
Recently, there is a rumor that the material prices of semiconductor manufacturers have begun to fall. Have you noticed it? If it can return to the level of 2019, would you still be willing to use the...
bigbat Industrial Control Electronics
MSP430G2553 MCU Programming Experience
TI's 430 series focuses on low power consumption. Its technical documents and Dome programs are very detailed, especially the technical documents, which really make people feel like worshipping. There...
Jacktang Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号