E2S15ZY-8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Power/power management> The power supply circuit> E2S15ZY-8

E2S15ZY-8: DescriptionDC-DC Regulated Power Supply Module, 1 Output, Hybrid, THROUGH HOLE PACKAGE-8; CategoryPower/power management The power supply circuit; File Size241KB，10 Pages; ManufacturerBel Fuse

Download Datasheet Parametric View All

E2S15ZY-8 Overview

DC-DC Regulated Power Supply Module, 1 Output, Hybrid, THROUGH HOLE PACKAGE-8

E2S15ZY-8 Parametric

Parameter Name	Attribute value
Brand Name	Power-One
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Bel Fuse
Parts packaging code	MODULE
package instruction	,
Contacts	8
Reach Compliance Code	compliant
ECCN code	EAR99
Analog Integrated Circuits - Other Types	DC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage	75 V
Minimum input voltage	36 V
Nominal input voltage	48 V
JESD-30 code	R-XDMA-P8
JESD-609 code	e4
Number of functions	1
Output times	1
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output voltage	1.32 V
Minimum output voltage	0.96 V
Nominal output voltage	1.2 V
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
surface mount	NO
technology	HYBRID
Temperature level	INDUSTRIAL
Terminal surface	GOLD OVER NICKEL
Terminal form	PIN/PEG
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Fine-tuning/adjustable output	YES
Base Number Matches	1

Preview

Download Datasheet

View All

E2S Series – Eighth-Brick DC/DC Converter

48V Input

5.0V, 3.3V, 2.5V, 2.0V, 1.8V, 1.5V, 1.2V Output

Data Sheet

Features

Low profile (<8.5mm)

2000 VDC input to output isolation meets

basic insulation

High efficiency

Start-up into high capacitive load

Low conducted and radiated EMI

Output overcurrent protection

Output overvoltage protection

Overtemperature protection

Back drive protection

Remote sense

Set point accuracy 1%

Remote on/off (primary referenced),

positive or negative logic

Output voltage trim adjust

UL 1950 Recognized, CSA 22.2 No. 950-

95 certified, TUV IEC950

Applications

Distributed power architectures

Telecommunications equipment

LAN/WAN applications

Data processing applications

Description

The new E2S15 series of single-output DC/DC converters, offer unprecedented density and performance in

an eighth brick, which is 40% smaller than the traditional quarter-brick footprint. Patent pending technology

combined with thermally optimized construction allows the E2S15 to provide 15A of output current in an

8.5mm package without a heatsink. And the E2S15 series requires minimal derating to operating in high

ambient temperatures. The 100% surface mount design provides consistent high quality and reliability and

the SMT mounting option eliminates the need for separate (additional manual) operations to mount the

converters to the motherboards during mass production.

Selection Chart

Output

Output Rated

Voltage,

Current,

I rated

VDC

ADC

1.2

1.5

1.8

2.0

2.5

3.3

5.0

Model

E2S15ZY

E2S15ZA

E2S15ZB

E2S15ZC

E2S15ZD

E2S15ZE

E2S10ZG

Input

Voltage

Range,

VDC

36-75

Input

Current,

Max,

ADC

0.62

0.77

0.9

1.0

1.2

1.60

1.65

Output

Ripple /

Noise, Typ,

mV p-p

Efficiency

@ I rated,

Typical,

81.5

83.5

84.5

85.5

REV. MAR 11, 2003

Page 1 of 10

Recommended Resources

Dual-frequency oscillation circuit diagram composed of audio decoder

High voltage series switching power supply circuit

Pierce crystal oscillator

3-7V voltage stabilizing circuit diagram using W723

Simplified BTL amplifier circuit diagram

Problem calling EPwm1Regs.TBCTR value: [color=#555555][font="][size=14px]I would like to ask: When JU=EPwm1Regs.TBCTR;, why does the JU obtained always change between 100 and 101, instead of being equal to the value of EPwm1Regs.TBCTR chan...; lzx_18570633112 DSP and ARM Processors

[Rawpixel RVB2601 development board trial experience] 4. General hardware timer test: 4. General Hardware Timer TestWhen using an operating system, if some tasks are performed in a software dead-wait manner, the system efficiency will inevitably be affected. Therefore, some slow period...; gs001588 XuanTie RISC-V Activity Zone

Ask a question about Verilog: I am a FPGA newbie, and now I have a Verilog question I would like to ask For example, there is an input data input [16:0] REG For ease of use, I now want to disassemble REG, such as a = REG[16:8]; b ...; littleshrimp FPGA/CPLD

EEWORLD University Hall--Overview of Hall Position Sensor Applications: Hall Position Sensor Application Overview : https://training.eeworld.com.cn/course/5274The goal of this video is to provide the basics of Hall sensing, to show many popular examples of use-cases for t...; hi5 Talking

Qorvo has produced the ACTIVECiPS series of modular power PMICs. Will you use them?: As Qorvo describes in the Qorvo ACTIVECiPS Series Modular Power PMIC , power efficiency is a key element in the design of electronic devices, from 5G base stations and phased arrays to data centers, a...; alan000345 RF/Wirelessly

Using FPGA to collect images and store them in SD card: I am currently working on using a camera to continuously capture several images in FPGA, storing the images in SDRAM, and want to store them in a SD card in bmp format. I don't know NIOS design, so I ...; 微娴轩 EE_FPGA Learning Park

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components