EEWORLDEEWORLDEEWORLD

Part Number

Search

531MB1402M00BGR

Description
LVPECL Output Clock Oscillator, 1402MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531MB1402M00BGR Overview

LVPECL Output Clock Oscillator, 1402MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB1402M00BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1402 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
Design of high-power laser power supply based on MAX1647
1 Introduction   With the continuous development of diode-pumped all-solid-state laser related technologies, it is more and more widely used in the fields of industry, national defense research, biome...
zbz0529 Power technology
[ESP32-Audio-Kit Audio Development Board Review] Basic Use of the Development Board
[i=s]This post was last edited by jinglixixi on 2021-9-25 10:12[/i]On the ESP32-Audio-Kit audio development board, the most basic peripherals are LED and KEY, and their schematic diagram is shown in F...
jinglixixi RF/Wirelessly
Can the SSTX and SSRX of USB3.0 be identified and adjusted? Is it necessary to cross it when making a schematic diagram?
Can the SSTX and SSRX of USB3.0 be identified and adjusted? Is it necessary to cross-process when making a schematic diagram?...
adherevictor PCB Design
The battery output is DC3.0V after LDO. Why does it slowly rise from 0V to 3V when tested with an oscilloscope?
The battery is DC3.0V after LDO, and a 0805 10Uf capacitor is output. Why does it slowly rise from 0V to 3V when tested with an oscilloscope? What's the reason? Is it because the probe capacitance is ...
QWE4562009 Analog electronics
Four advantages and applicable fields of LoRaWAN
With the rapid development of communication technology, the communication industry is about to enter the 5G era. Data transmission will be more intensive, and the amount of data exchange will become l...
成都亿佰特 RF/Wirelessly
"Playing with the board" + ADC experiment based on STM32F030Disco
After several days of repeated tests, the ADC experiment based on the STM32F030Disco core board was finally basically successful. Why do I say basically successful? Because I opened four channels (1~4...
hujj Special Edition for Assessment Centres

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号